JPH0425710B2 - - Google Patents

Info

Publication number
JPH0425710B2
JPH0425710B2 JP58020049A JP2004983A JPH0425710B2 JP H0425710 B2 JPH0425710 B2 JP H0425710B2 JP 58020049 A JP58020049 A JP 58020049A JP 2004983 A JP2004983 A JP 2004983A JP H0425710 B2 JPH0425710 B2 JP H0425710B2
Authority
JP
Japan
Prior art keywords
terminal
current supply
circuit
transistor
reset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58020049A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59145566A (ja
Inventor
Masahiro Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP58020049A priority Critical patent/JPS59145566A/ja
Publication of JPS59145566A publication Critical patent/JPS59145566A/ja
Publication of JPH0425710B2 publication Critical patent/JPH0425710B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/65Integrated injection logic

Landscapes

  • Bipolar Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP58020049A 1983-02-09 1983-02-09 半導体集積回路装置 Granted JPS59145566A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58020049A JPS59145566A (ja) 1983-02-09 1983-02-09 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58020049A JPS59145566A (ja) 1983-02-09 1983-02-09 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPS59145566A JPS59145566A (ja) 1984-08-21
JPH0425710B2 true JPH0425710B2 (enrdf_load_stackoverflow) 1992-05-01

Family

ID=12016200

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58020049A Granted JPS59145566A (ja) 1983-02-09 1983-02-09 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPS59145566A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS59145566A (ja) 1984-08-21

Similar Documents

Publication Publication Date Title
KR920004225B1 (ko) 마스터 슬라이스(Master slice)방법을 사용하여 반도체 집적회로를 형성하는 방법
JPH0425710B2 (enrdf_load_stackoverflow)
US3478229A (en) Multifunction circuit device
JPS6329826B2 (enrdf_load_stackoverflow)
JPS6290948A (ja) 半導体集積回路装置
JPH0542823B2 (enrdf_load_stackoverflow)
JP2508205B2 (ja) マスタ―スライス型半導体装置
JPH04225548A (ja) 集積回路装置
JP2830781B2 (ja) マスタスライス型ゲートアレイ
JPS60134462A (ja) 集積化半導体論理回路装置
JPH0559584B2 (enrdf_load_stackoverflow)
JPH0774252A (ja) 半導体集積回路
JPH0120538B2 (enrdf_load_stackoverflow)
JP2687970B2 (ja) Iil半導体集積回路装置
JPH01125952A (ja) マスタスライス集積回路
JPH01204445A (ja) 半導体集積回路
JP2656263B2 (ja) 半導体集積回路装置
JPS5963743A (ja) 半導体集積回路装置
IE53754B1 (en) Masterslice integrated circuit device and method for manufacturing the same
JPH0513542B2 (enrdf_load_stackoverflow)
JPH0691224B2 (ja) マスタスライス方式の半導体集積回路装置
JPH058576B2 (enrdf_load_stackoverflow)
JPS59222958A (ja) 半導体集積装置
JP2878765B2 (ja) 半導体装置
JPH04368175A (ja) マスタスライスlsi