JPH0421898B2 - - Google Patents

Info

Publication number
JPH0421898B2
JPH0421898B2 JP58218769A JP21876983A JPH0421898B2 JP H0421898 B2 JPH0421898 B2 JP H0421898B2 JP 58218769 A JP58218769 A JP 58218769A JP 21876983 A JP21876983 A JP 21876983A JP H0421898 B2 JPH0421898 B2 JP H0421898B2
Authority
JP
Japan
Prior art keywords
printed circuit
device address
circuit board
type
backboard
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58218769A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60112163A (ja
Inventor
Satoru Nakagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP21876983A priority Critical patent/JPS60112163A/ja
Publication of JPS60112163A publication Critical patent/JPS60112163A/ja
Publication of JPH0421898B2 publication Critical patent/JPH0421898B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP21876983A 1983-11-22 1983-11-22 デバイスアドレス設定方式 Granted JPS60112163A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21876983A JPS60112163A (ja) 1983-11-22 1983-11-22 デバイスアドレス設定方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21876983A JPS60112163A (ja) 1983-11-22 1983-11-22 デバイスアドレス設定方式

Publications (2)

Publication Number Publication Date
JPS60112163A JPS60112163A (ja) 1985-06-18
JPH0421898B2 true JPH0421898B2 (enrdf_load_html_response) 1992-04-14

Family

ID=16725103

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21876983A Granted JPS60112163A (ja) 1983-11-22 1983-11-22 デバイスアドレス設定方式

Country Status (1)

Country Link
JP (1) JPS60112163A (enrdf_load_html_response)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5534750A (en) * 1978-09-04 1980-03-11 Hitachi Ltd Device address set system

Also Published As

Publication number Publication date
JPS60112163A (ja) 1985-06-18

Similar Documents

Publication Publication Date Title
EP0263886B1 (en) Interrupt control method in a multiprocessor system
KR970076286A (ko) 시스템 버스를 포함하는 컴퓨터 시스템 및 시스템 버스에 의한 장치 연결 방법
JPH0421898B2 (enrdf_load_html_response)
JPH0751607Y2 (ja) プログラマブルコントローラ
KR100487241B1 (ko) 인쇄회로기판의버전관리방법및장치
JPH01250075A (ja) 電子機器の基板管理システム
KR0136344B1 (ko) 12비트 분해능을 갖는 측정장치
JPH0530197Y2 (enrdf_load_html_response)
JPS60164978A (ja) Ｖｔｒ編集制御装置
JPS6053349A (ja) 多要因インタラプトのポ−リング回路
JPS5917623A (ja) プリント基板の実装状態検知装置
JPH0784938A (ja) 搭載モジュールの識別回路
JPS6373352A (ja) サ−キツトボ−ド実装検出方式
KR970063652A (ko) 프로그래머블 로직 콘트롤러의 모듈간 데이터 송수신 장치 및 방법
JPH033043A (ja) 半導体装置
JP2000081987A (ja) エラー解析装置
JPS61220054A (ja) 情報処理システムの構成確認方式
JPH05274067A (ja) 情報処理装置
JPS5880751A (ja) デ−タ処理装置
JPS61228534A (ja) パリテイチエツク回路の動作制御方式
JPH07152672A (ja) 伝送装置のソフトウェア・ストラップ初期化方式
JPH01154259A (ja) データトレース方式
JPS62190953A (ja) 通信制御装置における回線制御装置の管理回路
JPS6155746A (ja) プログラム試験装置
JPH023220B2 (enrdf_load_html_response)