JPS60112163A - デバイスアドレス設定方式 - Google Patents

デバイスアドレス設定方式

Info

Publication number
JPS60112163A
JPS60112163A JP21876983A JP21876983A JPS60112163A JP S60112163 A JPS60112163 A JP S60112163A JP 21876983 A JP21876983 A JP 21876983A JP 21876983 A JP21876983 A JP 21876983A JP S60112163 A JPS60112163 A JP S60112163A
Authority
JP
Japan
Prior art keywords
device address
printed circuit
circuit board
type
backboard
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP21876983A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0421898B2 (enrdf_load_html_response
Inventor
Satoru Nakagawa
哲 中川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP21876983A priority Critical patent/JPS60112163A/ja
Publication of JPS60112163A publication Critical patent/JPS60112163A/ja
Publication of JPH0421898B2 publication Critical patent/JPH0421898B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP21876983A 1983-11-22 1983-11-22 デバイスアドレス設定方式 Granted JPS60112163A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21876983A JPS60112163A (ja) 1983-11-22 1983-11-22 デバイスアドレス設定方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21876983A JPS60112163A (ja) 1983-11-22 1983-11-22 デバイスアドレス設定方式

Publications (2)

Publication Number Publication Date
JPS60112163A true JPS60112163A (ja) 1985-06-18
JPH0421898B2 JPH0421898B2 (enrdf_load_html_response) 1992-04-14

Family

ID=16725103

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21876983A Granted JPS60112163A (ja) 1983-11-22 1983-11-22 デバイスアドレス設定方式

Country Status (1)

Country Link
JP (1) JPS60112163A (enrdf_load_html_response)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5534750A (en) * 1978-09-04 1980-03-11 Hitachi Ltd Device address set system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5534750A (en) * 1978-09-04 1980-03-11 Hitachi Ltd Device address set system

Also Published As

Publication number Publication date
JPH0421898B2 (enrdf_load_html_response) 1992-04-14

Similar Documents

Publication Publication Date Title
US7434108B2 (en) Masking within a data processing system having applicability for a development interface
CN111079354B (zh) 一种芯片集成方法与装置、芯片集成设备及可读存储介质
DE69220818D1 (de) Verfahren und Einrichtung zur Fehlererkennung in Recherspeichern versehen mit Mehrfach-bit-Ausgängen
US8639850B1 (en) Addressing scheme to allow flexible mapping of functions in a programmable logic array
KR880700555A (ko) 내부 레지스터 모델형,직렬 버스된 라디오 시스템
JPS60112163A (ja) デバイスアドレス設定方式
JP5309688B2 (ja) スロット型ｃｐｕ装置
JP2549601B2 (ja) レジスタ制御回路
CN112100111A (zh) 一种多awg板卡的控制方法
CN106940684B (zh) 一种按比特写数据的方法及装置
JPH04336347A (ja) メモリ装置
JP3364753B2 (ja) メモリエラー修正回路
KR100487241B1 (ko) 인쇄회로기판의버전관리방법및장치
JPS5960785A (ja) 機能ブロツク基板選択システム
Black Coded audio signal storage system
JP5236455B2 (ja) 接続可否の判定機能を有する電子機器
JPH02146652A (ja) Ｉ／ｏマルチプレクサ
JP3452455B2 (ja) 演算処理装置
KR100207651B1 (ko) 메모리 엑세스 장치
JP3473746B2 (ja) データ送受信回路
KR890005613A (ko) 메모리 액세스 제어방식
JPS6345651A (ja) メモリアクセス方式
JPS6260331A (ja) デイジタル同期語検出回路
JPH01257400A (ja) 装置版数の設定方式
KR970063652A (ko) 프로그래머블 로직 콘트롤러의 모듈간 데이터 송수신 장치 및 방법