JPH0419806Y2 - - Google Patents

Info

Publication number
JPH0419806Y2
JPH0419806Y2 JP1990125696U JP12569690U JPH0419806Y2 JP H0419806 Y2 JPH0419806 Y2 JP H0419806Y2 JP 1990125696 U JP1990125696 U JP 1990125696U JP 12569690 U JP12569690 U JP 12569690U JP H0419806 Y2 JPH0419806 Y2 JP H0419806Y2
Authority
JP
Japan
Prior art keywords
semiconductor package
conductor pin
printed wiring
wiring board
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1990125696U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0377459U (de
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990125696U priority Critical patent/JPH0419806Y2/ja
Publication of JPH0377459U publication Critical patent/JPH0377459U/ja
Application granted granted Critical
Publication of JPH0419806Y2 publication Critical patent/JPH0419806Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Multi-Conductor Connections (AREA)
  • Connections Arranged To Contact A Plurality Of Conductors (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1990125696U 1990-11-27 1990-11-27 Expired JPH0419806Y2 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990125696U JPH0419806Y2 (de) 1990-11-27 1990-11-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990125696U JPH0419806Y2 (de) 1990-11-27 1990-11-27

Publications (2)

Publication Number Publication Date
JPH0377459U JPH0377459U (de) 1991-08-05
JPH0419806Y2 true JPH0419806Y2 (de) 1992-05-06

Family

ID=31673560

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990125696U Expired JPH0419806Y2 (de) 1990-11-27 1990-11-27

Country Status (1)

Country Link
JP (1) JPH0419806Y2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5117282B2 (ja) * 2008-05-27 2013-01-16 日立オートモティブシステムズ株式会社 配線基板及びこれを備えた電子装置
JP2019169279A (ja) * 2018-03-22 2019-10-03 株式会社アドヴィックス プレスフィット端子接続装置

Also Published As

Publication number Publication date
JPH0377459U (de) 1991-08-05

Similar Documents

Publication Publication Date Title
US5367435A (en) Electronic package structure and method of making same
US7071030B2 (en) Method of making a flexible substrate with a filler material
JP2001156246A (ja) 集積回路チップの実装構造および実装方法
JPS5860565A (ja) 集積回路用キヤリア
US5841198A (en) Ball grid array package employing solid core solder balls
JP2002217514A (ja) マルチチップ半導体装置
WO2000005936A1 (en) Hybrid solder ball and pin grid array circuit board interconnect system and method
JPH1174637A (ja) 電子回路基板
US20030025201A1 (en) Integrated circuit chip with little possibility of becoming damaged and structure for mounting the same
US5849609A (en) Semiconductor package and a method of manufacturing thereof
JPH0419806Y2 (de)
JPH0442940Y2 (de)
JPH0331086Y2 (de)
JPH0812895B2 (ja) 半導体素子搭載ピングリッドアレイパッケージ基板
JPS617692A (ja) 導体ピンの固着方法および導体ピン固着のプリント配線板
KR100396869B1 (ko) 연성인쇄회로기판의 접합방법
KR20100123415A (ko) 인쇄회로기판
JPH09186272A (ja) 外部露出型ヒートシンクが付着された薄型ボールグリッドアレイ半導体パッケージ
JP2503873B2 (ja) 集積回路パッケ―ジの構造
JPS62130544A (ja) 半導体搭載用基板
JP2705281B2 (ja) 半導体装置の実装構造
KR100625186B1 (ko) 스택 패키지 및 그 제조방법
JPH0777254B2 (ja) 半導体搭載用基板
JPS62247555A (ja) 半導体素子搭載ピングリットアレイパッケージ基板の製造方法
JP2579495B2 (ja) 半導体搭載用基板