JPH0415492B2 - - Google Patents
Info
- Publication number
- JPH0415492B2 JPH0415492B2 JP20096685A JP20096685A JPH0415492B2 JP H0415492 B2 JPH0415492 B2 JP H0415492B2 JP 20096685 A JP20096685 A JP 20096685A JP 20096685 A JP20096685 A JP 20096685A JP H0415492 B2 JPH0415492 B2 JP H0415492B2
- Authority
- JP
- Japan
- Prior art keywords
- access
- throughput
- elements
- processing
- processing device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Multi Processors (AREA)
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20096685A JPS6261131A (ja) | 1985-09-11 | 1985-09-11 | 主記憶制御方式 |
CA517377A CA1270338C (en) | 1985-09-11 | 1986-09-03 | DATA PROCESSING SYSTEM FOR PROCESSING UNITS WITH DIFFERENT RATES |
AU62501/86A AU578168B2 (en) | 1985-09-11 | 1986-09-05 | Data processing system for processing units having different throughputs |
DE8686306888T DE3682466D1 (de) | 1985-09-11 | 1986-09-05 | Datenverarbeitungssystem fuer verarbeitungseinheiten mit verschiedenen durchsaetzen. |
EP86306888A EP0215621B1 (en) | 1985-09-11 | 1986-09-05 | Data processing system for processing units having different throughputs |
ES8601753A ES2002300A6 (es) | 1985-09-11 | 1986-09-10 | Un sistema de tratamiento de datos, particularmente para ordenadores de escala ultra grande destinados a realizar calculos cientificos |
US06/905,971 US4916609A (en) | 1985-09-11 | 1986-09-11 | Data processing system for processing units having different throughputs |
AU21042/88A AU596541B2 (en) | 1985-09-11 | 1988-08-17 | Data processing system for processing units having different throughputs |
US07/429,657 US5303389A (en) | 1985-09-11 | 1989-10-31 | Data processing system for processing units having different throughputs |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20096685A JPS6261131A (ja) | 1985-09-11 | 1985-09-11 | 主記憶制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6261131A JPS6261131A (ja) | 1987-03-17 |
JPH0415492B2 true JPH0415492B2 (enrdf_load_stackoverflow) | 1992-03-18 |
Family
ID=16433277
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20096685A Granted JPS6261131A (ja) | 1985-09-11 | 1985-09-11 | 主記憶制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6261131A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2666802B2 (ja) * | 1987-08-13 | 1997-10-22 | 松下電工 株式会社 | 充電装置 |
-
1985
- 1985-09-11 JP JP20096685A patent/JPS6261131A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6261131A (ja) | 1987-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970029121A (ko) | 병렬처리 컴퓨터 시스템에서의 메모리 데이타경로 제어장치 | |
US5590380A (en) | Multiprocessor system with processor arbitration and priority level setting by the selected processor | |
JPH08221353A (ja) | データ処理システムにおいてデータを多次元転送する方法 | |
JPH0479026B2 (enrdf_load_stackoverflow) | ||
EP0253956B1 (en) | An addressing technique for providing simultaneous read modify and write operations with serpentine configured rams | |
JPH0415492B2 (enrdf_load_stackoverflow) | ||
US5548797A (en) | Digital clock pulse positioning circuit for delaying a signal input by a fist time duration and a second time duration to provide a positioned clock signal | |
JPH0241778B2 (enrdf_load_stackoverflow) | ||
US4916609A (en) | Data processing system for processing units having different throughputs | |
JPS6191740A (ja) | メモリ・アクセス制御方式 | |
JPS6155708B2 (enrdf_load_stackoverflow) | ||
JPS59200361A (ja) | デイジタルプロセツサ及び処理方式 | |
JP2004213666A (ja) | Dmaモジュールとその操作方法 | |
JPH0234062B2 (ja) | Maruchipurosetsusashisutemuniokerumemoriakusesuseigyohoshiki | |
JP3038257B2 (ja) | 電子計算機 | |
JP2972557B2 (ja) | データ転送制御装置および制御方法 | |
JPS5936863A (ja) | 共有資源アクセス競合制御回路 | |
JPS61282954A (ja) | アクセス制御方式 | |
JPH0740432B2 (ja) | メモリのリフレッシュ方式 | |
JP2752921B2 (ja) | 並列コンピュータシステム | |
JPS62139075A (ja) | チヤネルプロセツサのアクセス制御方式 | |
JPH05128279A (ja) | ワンチツプマイクロコンピユータ | |
JPH01314367A (ja) | マルチプロセッサシステムのメモリ制御装置 | |
JPH0439757A (ja) | バス制御装置 | |
JPH01111251A (ja) | データ転送装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |