JPH0413715Y2 - - Google Patents
Info
- Publication number
- JPH0413715Y2 JPH0413715Y2 JP3158885U JP3158885U JPH0413715Y2 JP H0413715 Y2 JPH0413715 Y2 JP H0413715Y2 JP 3158885 U JP3158885 U JP 3158885U JP 3158885 U JP3158885 U JP 3158885U JP H0413715 Y2 JPH0413715 Y2 JP H0413715Y2
- Authority
- JP
- Japan
- Prior art keywords
- matrix circuit
- cpu
- scanning
- scanning lines
- matrix
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000011159 matrix material Substances 0.000 claims description 40
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Input From Keyboards Or The Like (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3158885U JPH0413715Y2 (enrdf_load_html_response) | 1985-03-07 | 1985-03-07 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3158885U JPH0413715Y2 (enrdf_load_html_response) | 1985-03-07 | 1985-03-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61152131U JPS61152131U (enrdf_load_html_response) | 1986-09-20 |
JPH0413715Y2 true JPH0413715Y2 (enrdf_load_html_response) | 1992-03-30 |
Family
ID=30532321
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3158885U Expired JPH0413715Y2 (enrdf_load_html_response) | 1985-03-07 | 1985-03-07 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0413715Y2 (enrdf_load_html_response) |
-
1985
- 1985-03-07 JP JP3158885U patent/JPH0413715Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS61152131U (enrdf_load_html_response) | 1986-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4697107A (en) | Four-state I/O control circuit | |
KR900005282A (ko) | 단일칩 마이크로 컴퓨터 | |
JPH029367B2 (enrdf_load_html_response) | ||
US5430443A (en) | Scanned switch matrix | |
JPH0413715Y2 (enrdf_load_html_response) | ||
EP0633529A1 (en) | Emulation system for microcomputer | |
KR20020022695A (ko) | 메모리가 있는 사용자 입력장치 | |
KR900008959Y1 (ko) | 컴퓨터 주변장치의 입/출력 포트 전환회로 | |
JPH0431625Y2 (enrdf_load_html_response) | ||
KR0137809B1 (ko) | 발로 치는 퍼스널 컴퓨터 입력방법 및 장치 | |
JPS6224316A (ja) | キ−ボ−ド | |
JP2594680B2 (ja) | キーマトリクス | |
KR930006379B1 (ko) | 퍼스널 컴퓨터에서의 어드레스 변경회로 | |
KR100432242B1 (ko) | 병렬 입출력 장치의 인터럽트 발생 장치 | |
JPH074665Y2 (ja) | キーマトリクス読込回路 | |
KR890006610Y1 (ko) | 교차 스위치 디코더 | |
KR950007107B1 (ko) | 별도의 마이크로프로세서를 포함하는 컴퓨터장치 | |
JPH0522991Y2 (enrdf_load_html_response) | ||
JPS59178533A (ja) | キ−ボ−ド式入力装置 | |
JPS62125712A (ja) | 入出力回路 | |
KR890002664B1 (ko) | 패리티 검출회로 | |
JPS6048534A (ja) | キ−入力装置 | |
JPS5880751A (ja) | デ−タ処理装置 | |
JP2000090043A (ja) | コンピュータの周辺機器検出方法 | |
JPH0799441A (ja) | 論理回路 |