JPH0411892B2 - - Google Patents

Info

Publication number
JPH0411892B2
JPH0411892B2 JP60054072A JP5407285A JPH0411892B2 JP H0411892 B2 JPH0411892 B2 JP H0411892B2 JP 60054072 A JP60054072 A JP 60054072A JP 5407285 A JP5407285 A JP 5407285A JP H0411892 B2 JPH0411892 B2 JP H0411892B2
Authority
JP
Japan
Prior art keywords
holding memory
address
bus
cpu
user system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60054072A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61213933A (ja
Inventor
Hironobu Asai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ando Electric Co Ltd
Original Assignee
Ando Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ando Electric Co Ltd filed Critical Ando Electric Co Ltd
Priority to JP60054072A priority Critical patent/JPS61213933A/ja
Publication of JPS61213933A publication Critical patent/JPS61213933A/ja
Publication of JPH0411892B2 publication Critical patent/JPH0411892B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP60054072A 1985-03-18 1985-03-18 論理評価回路 Granted JPS61213933A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60054072A JPS61213933A (ja) 1985-03-18 1985-03-18 論理評価回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60054072A JPS61213933A (ja) 1985-03-18 1985-03-18 論理評価回路

Publications (2)

Publication Number Publication Date
JPS61213933A JPS61213933A (ja) 1986-09-22
JPH0411892B2 true JPH0411892B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-03-02

Family

ID=12960412

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60054072A Granted JPS61213933A (ja) 1985-03-18 1985-03-18 論理評価回路

Country Status (1)

Country Link
JP (1) JPS61213933A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPS61213933A (ja) 1986-09-22

Similar Documents

Publication Publication Date Title
US7089170B2 (en) System and method for testing an embedded microprocessor system containing physical and/or simulated hardware
US4788683A (en) Data processing system emulation with microprocessor in place
JP2678283B2 (ja) データ通信制御装置
CA1263759A (en) Arrangement for on-line diagnostic testing of an off- line standby processor in a duplicated processor configuration
US5548794A (en) Data processor and method for providing show cycles on a fast multiplexed bus
US5758059A (en) In-circuit emulator in which abrupt and deferred arming and disarming of several events on a microprocessor chip are controlled using a single-input pin
JPH0411892B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP0230219B1 (en) Apparatus for testing a data processing system
JPH05128079A (ja) マルチプロセツサシステムにおけるトレース方式
JPH08171504A (ja) エミュレ−ション装置
JP2575025B2 (ja) インサ−キット・エミュレ−タ
JPS59202547A (ja) デバツグ装置
JPS59202546A (ja) デバツグ装置
SU1661771A1 (ru) Устройство дл отладки программ
JPS63241643A (ja) デバツグ装置
JP2599795B2 (ja) マイクロプロセッサ搭載回路の試験方法
SU1339569A1 (ru) Устройство дл формировани сигнала прерывани при отладке программ
JP3062124B2 (ja) マイクロプロセッサ開発支援装置
SU446060A1 (ru) Устройство управлени вычислительной машины
JPH08137715A (ja) プロセッサ装置
JPH0293964A (ja) データ処理装置の入出力動作テスト方式
JPS62248043A (ja) マイクロコンピユ−タ・インストラクシヨン・フエツチ用メモリ切換回路
JPH0695913A (ja) デバッグ装置
JPS6326741A (ja) デ−タ処理装置の試験装置
JPH0273433A (ja) データ転送装置