JPH0378819B2 - - Google Patents

Info

Publication number
JPH0378819B2
JPH0378819B2 JP58093655A JP9365583A JPH0378819B2 JP H0378819 B2 JPH0378819 B2 JP H0378819B2 JP 58093655 A JP58093655 A JP 58093655A JP 9365583 A JP9365583 A JP 9365583A JP H0378819 B2 JPH0378819 B2 JP H0378819B2
Authority
JP
Japan
Prior art keywords
data
logic
input
output
binary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58093655A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59218067A (ja
Inventor
Soichi Myata
Tosha Okamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP58093655A priority Critical patent/JPS59218067A/ja
Publication of JPS59218067A publication Critical patent/JPS59218067A/ja
Publication of JPH0378819B2 publication Critical patent/JPH0378819B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP58093655A 1983-05-25 1983-05-25 非同期型デ−タ処理装置 Granted JPS59218067A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58093655A JPS59218067A (ja) 1983-05-25 1983-05-25 非同期型デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58093655A JPS59218067A (ja) 1983-05-25 1983-05-25 非同期型デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS59218067A JPS59218067A (ja) 1984-12-08
JPH0378819B2 true JPH0378819B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-12-16

Family

ID=14088394

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58093655A Granted JPS59218067A (ja) 1983-05-25 1983-05-25 非同期型デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS59218067A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8880213B2 (en) 2005-08-31 2014-11-04 International Business Machines Corporation Apparatus and method to store information

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4145583B2 (ja) * 2002-07-02 2008-09-03 シャープ株式会社 信号伝送方法、信号伝送システム、論理回路、及び液晶駆動装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4850183A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1971-10-27 1973-07-14
JPS574846U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1980-06-09 1982-01-11

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8880213B2 (en) 2005-08-31 2014-11-04 International Business Machines Corporation Apparatus and method to store information

Also Published As

Publication number Publication date
JPS59218067A (ja) 1984-12-08

Similar Documents

Publication Publication Date Title
JPH055711Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US3946379A (en) Serial to parallel converter for data transmission
US12216162B2 (en) Performing scan data transfer inside multi-die package with serdes functionality
JP3433426B2 (ja) マンチェスタ符号化データをデコーディングするための方法および装置
JPH03191633A (ja) データ転送方式
US4686676A (en) Apparatus and method for determining true data in a digital data stream from distorted data
JPH0775343B2 (ja) 同期検出回路及び方法
US4745626A (en) Decoder
US6232796B1 (en) Apparatus and method for detecting two data bits per clock edge
US5561691A (en) Apparatus and method for data communication between two asynchronous buses
US10536165B1 (en) Programmable bit alignment at serial-to-parallel stage of SerDes
JPH0378819B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH06311127A (ja) ディジタルデータ調停装置
CN114978202B (zh) 一种支持多模式串行化的i/o发送器电路
US5510786A (en) CMI encoder circuit
US6205192B1 (en) Clock input control circuit
JPH05100768A (ja) クロツクスキユー自動調整回路
JPS63312754A (ja) エラ−発生回路
TW294873B (en) Decoding apparatus for manchester code
KR20010006850A (ko) 스큐 포인터 발생 회로 및 방법
JPS61289741A (ja) 連送保護回路
JPH01143435A (ja) データ伝送装置
JP2973613B2 (ja) プログラマブルカウンタ
JPS5853257A (ja) デイジタルデ−タ受信回路
US20070014388A1 (en) Method for generating transmitter clock and transmit clock generator