JPH0377689B2 - - Google Patents
Info
- Publication number
- JPH0377689B2 JPH0377689B2 JP56190254A JP19025481A JPH0377689B2 JP H0377689 B2 JPH0377689 B2 JP H0377689B2 JP 56190254 A JP56190254 A JP 56190254A JP 19025481 A JP19025481 A JP 19025481A JP H0377689 B2 JPH0377689 B2 JP H0377689B2
- Authority
- JP
- Japan
- Prior art keywords
- channel
- input
- circuit
- output buffer
- channel mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56190254A JPS5892141A (ja) | 1981-11-26 | 1981-11-26 | 集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56190254A JPS5892141A (ja) | 1981-11-26 | 1981-11-26 | 集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5892141A JPS5892141A (ja) | 1983-06-01 |
| JPH0377689B2 true JPH0377689B2 (https=) | 1991-12-11 |
Family
ID=16255072
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56190254A Granted JPS5892141A (ja) | 1981-11-26 | 1981-11-26 | 集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5892141A (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60244123A (ja) * | 1984-05-18 | 1985-12-04 | Fujitsu Ltd | Cmosマスタスライス半導体装置 |
| JPS64808A (en) * | 1987-06-23 | 1989-01-05 | Sumitomo Electric Ind Ltd | Semiconductor circuit |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS556134Y2 (https=) * | 1971-12-14 | 1980-02-12 | ||
| JPS49125066A (https=) * | 1973-01-27 | 1974-11-29 |
-
1981
- 1981-11-26 JP JP56190254A patent/JPS5892141A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5892141A (ja) | 1983-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2143990A (en) | A semiconductor integrated circuit device with buffer circuits | |
| JPS6074644A (ja) | Cmosゲ−トアレ− | |
| JPH0377689B2 (https=) | ||
| EP0650196A2 (en) | Semiconductor integrated circuit device and method of producing the same using master slice approach | |
| US7212031B2 (en) | Semiconductor device and manufacturing method of the same | |
| JPH0810759B2 (ja) | 半導体集積回路装置 | |
| JPH0439785B2 (https=) | ||
| US5930191A (en) | Semiconductor memory device having a plurality of power voltages | |
| JPH06326593A (ja) | 半導体集積回路装置 | |
| JPH07273209A (ja) | 半導体集積回路装置 | |
| JP2842597B2 (ja) | 半導体集積回路装置 | |
| JPS58222573A (ja) | 半導体集積回路装置 | |
| JPS5856354A (ja) | マスタ−スライスlsi | |
| JPS5939062A (ja) | 半導体装置の製造方法 | |
| JPH05167048A (ja) | ゲートアレー | |
| JPS62208715A (ja) | 半導体集積回路 | |
| JPH05327465A (ja) | 半導体集積回路 | |
| JPH03194965A (ja) | 半導体集積回路装置 | |
| JP3140750B2 (ja) | 半導体集積回路装置 | |
| JPH0834427B2 (ja) | 論理回路 | |
| EP4383574A1 (en) | Logic gate circuit, latch, and trigger | |
| JP3052863B2 (ja) | 半導体集積回路 | |
| JPS6112043A (ja) | マスタ−スライス型ゲ−トアレイ装置 | |
| JPH08116252A (ja) | 排他的論理和回路および排他的論理和の否定回路 | |
| JPH0710044B2 (ja) | 論理回路 |