JPH0375911B2 - - Google Patents

Info

Publication number
JPH0375911B2
JPH0375911B2 JP8205681A JP8205681A JPH0375911B2 JP H0375911 B2 JPH0375911 B2 JP H0375911B2 JP 8205681 A JP8205681 A JP 8205681A JP 8205681 A JP8205681 A JP 8205681A JP H0375911 B2 JPH0375911 B2 JP H0375911B2
Authority
JP
Japan
Prior art keywords
tag
input
signal
sequence
logic circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP8205681A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57197630A (en
Inventor
Masakazu Kawamoto
Fumio Fukazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP8205681A priority Critical patent/JPS57197630A/ja
Publication of JPS57197630A publication Critical patent/JPS57197630A/ja
Publication of JPH0375911B2 publication Critical patent/JPH0375911B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP8205681A 1981-05-29 1981-05-29 Control system for logic circuit in input and output controller Granted JPS57197630A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8205681A JPS57197630A (en) 1981-05-29 1981-05-29 Control system for logic circuit in input and output controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8205681A JPS57197630A (en) 1981-05-29 1981-05-29 Control system for logic circuit in input and output controller

Publications (2)

Publication Number Publication Date
JPS57197630A JPS57197630A (en) 1982-12-03
JPH0375911B2 true JPH0375911B2 (enrdf_load_stackoverflow) 1991-12-03

Family

ID=13763851

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8205681A Granted JPS57197630A (en) 1981-05-29 1981-05-29 Control system for logic circuit in input and output controller

Country Status (1)

Country Link
JP (1) JPS57197630A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4841253B2 (ja) * 2006-01-17 2011-12-21 中国電力株式会社 電力機器の端子部の絶縁油漏れ防止方法

Also Published As

Publication number Publication date
JPS57197630A (en) 1982-12-03

Similar Documents

Publication Publication Date Title
US4991170A (en) Circuit for interfacing a digital signal processor to a serial interface controller
US4435757A (en) Clock control for digital computer
EP0037935A2 (en) Sequence control circuit for a computer
JPH0375911B2 (enrdf_load_stackoverflow)
US5822572A (en) Electronic equipment that changes active time of signals for a peripheral circuit from a microprocessor that switches its operating clock frequency
US5333199A (en) Digital signal processor for simultaneously processing left and right signals
JPS57201925A (en) Input/output port selecting device
US5442796A (en) Pulse generator and demodulator with controlling processor and decrementing counters
JPH06318958A (ja) デジタルデータ信号伝送方法
JP3228956B2 (ja) 試験装置
SU1661762A1 (ru) Устройство микропрограммного управлени
KR0174495B1 (ko) 플로피 디스크 구동 시스템의 헤드 선택 회로
JPH02280263A (ja) マイクロプロセッサ
JPH0641391Y2 (ja) 論理回路
JPS59210582A (ja) 磁気デイスク装置
JPH0289258A (ja) 磁気記録装置のインデクス信号制御回路
JP2771912B2 (ja) ベクトル演算処理装置の演算制御方式
JP3381272B2 (ja) データ転送方法及びデータ処理装置
JPS6077220A (ja) マイクロコンピユ−タシステムのクロツク周波数切換方式
JPH02105936A (ja) データ処理装置
JPH02219117A (ja) マイクロプロセッサ制御回路
JPS62114157A (ja) フロツピ−デイスクドライブ装置およびこの装置の駆動制御方法
JPH02226588A (ja) 同期式半導体記憶装置
JPS5814232A (ja) 入出力制御システム
JPS5932044A (ja) 多重マイクロプログラム制御装置