JPH037174B2 - - Google Patents

Info

Publication number
JPH037174B2
JPH037174B2 JP56171499A JP17149981A JPH037174B2 JP H037174 B2 JPH037174 B2 JP H037174B2 JP 56171499 A JP56171499 A JP 56171499A JP 17149981 A JP17149981 A JP 17149981A JP H037174 B2 JPH037174 B2 JP H037174B2
Authority
JP
Japan
Prior art keywords
code
data
pulse
mark
space ratio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56171499A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5873264A (ja
Inventor
Fumihiko Takezoe
Tomio Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp filed Critical Fuji Electric Co Ltd
Priority to JP56171499A priority Critical patent/JPS5873264A/ja
Publication of JPS5873264A publication Critical patent/JPS5873264A/ja
Publication of JPH037174B2 publication Critical patent/JPH037174B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Optical Communication System (AREA)
JP56171499A 1981-10-28 1981-10-28 符号パルスの波形調整方式 Granted JPS5873264A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56171499A JPS5873264A (ja) 1981-10-28 1981-10-28 符号パルスの波形調整方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56171499A JPS5873264A (ja) 1981-10-28 1981-10-28 符号パルスの波形調整方式

Publications (2)

Publication Number Publication Date
JPS5873264A JPS5873264A (ja) 1983-05-02
JPH037174B2 true JPH037174B2 (enExample) 1991-01-31

Family

ID=15924226

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56171499A Granted JPS5873264A (ja) 1981-10-28 1981-10-28 符号パルスの波形調整方式

Country Status (1)

Country Link
JP (1) JPS5873264A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60141044A (ja) * 1983-12-28 1985-07-26 Nec Corp 半導体レ−ザの周波数変調方法
JPH0777384B2 (ja) * 1988-06-07 1995-08-16 山武ハネウエル株式会社 回線シミュレータ

Also Published As

Publication number Publication date
JPS5873264A (ja) 1983-05-02

Similar Documents

Publication Publication Date Title
KR100461922B1 (ko) 맨체스터코드화데이터와같은잡음성,단속성데이터를디코딩하는방법및장치
US4167760A (en) Bi-phase decoder apparatus and method
TWI410791B (zh) 用以傳送及接收複數個資料位元的裝置與方法
US3602828A (en) Self-clocking detection system
US4347617A (en) Asynchronous transmission system for binary-coded information
JPH0150150B2 (enExample)
US6774679B2 (en) Semiconductor integrated circuit
JP2704103B2 (ja) 位相比較回路
EP0287776A2 (en) Phase-locked data detector
US4786823A (en) Noise pulse suppressing circuit in digital system
KR940005006B1 (ko) 분할비율이 변화될 수 있는 주파수 분할회로
JPH037174B2 (enExample)
US4567604A (en) Biphase signal receiver
US4788605A (en) Receive Manchester clock circuit
JP3043067B2 (ja) ２進信号のバンド幅の制限方法および装置
JP2666708B2 (ja) データ転送装置
JP2572969B2 (ja) スプリツトフエ−ズ符号化回路
JPH0338115A (ja) データ送信装置
KR100526937B1 (ko) 디퍼런셜코드발생기
KR100236083B1 (ko) 펄스 발생회로
SU1261137A1 (ru) Приемник двоичных символов
KR910008256Y1 (ko) Cmi방식의 데이타 전송시 글리치 제거회로
KR950001927B1 (ko) 디지탈 데이타 동기 신호 검출회로
JP3859077B2 (ja) クロック再生回路
SU951690A1 (ru) Демодул тор импульсного сигнала,модулированного методом расщепленной фазы