JPH0370414B2 - - Google Patents

Info

Publication number
JPH0370414B2
JPH0370414B2 JP22559686A JP22559686A JPH0370414B2 JP H0370414 B2 JPH0370414 B2 JP H0370414B2 JP 22559686 A JP22559686 A JP 22559686A JP 22559686 A JP22559686 A JP 22559686A JP H0370414 B2 JPH0370414 B2 JP H0370414B2
Authority
JP
Japan
Prior art keywords
signal
output
circuit
cmi
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP22559686A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6380628A (ja
Inventor
Toshihiro Uota
Tadashi Amano
Hiroyuki Ito
Harushige Oochi
Satoyuki Sasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP22559686A priority Critical patent/JPS6380628A/ja
Publication of JPS6380628A publication Critical patent/JPS6380628A/ja
Publication of JPH0370414B2 publication Critical patent/JPH0370414B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)
JP22559686A 1986-09-24 1986-09-24 Ｃｍｉ符号化回路 Granted JPS6380628A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22559686A JPS6380628A (ja) 1986-09-24 1986-09-24 Ｃｍｉ符号化回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22559686A JPS6380628A (ja) 1986-09-24 1986-09-24 Ｃｍｉ符号化回路

Publications (2)

Publication Number Publication Date
JPS6380628A JPS6380628A (ja) 1988-04-11
JPH0370414B2 true JPH0370414B2 (enrdf_load_stackoverflow) 1991-11-07

Family

ID=16831801

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22559686A Granted JPS6380628A (ja) 1986-09-24 1986-09-24 Ｃｍｉ符号化回路

Country Status (1)

Country Link
JP (1) JPS6380628A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6380628A (ja) 1988-04-11

Similar Documents

Publication Publication Date Title
US6260152B1 (en) Method and apparatus for synchronizing data transfers in a logic circuit having plural clock domains
JP2002208844A (ja) グリッチ除去回路
JPH0227834A (ja) 位相整合回路
TW546816B (en) Input/output interface and semiconductor integrated circuit having input/output interface
US4786823A (en) Noise pulse suppressing circuit in digital system
JPH07131448A (ja) 位相比較回路
JPS5828981B2 (ja) Ｃｍｉエンコ−ダ
US5306959A (en) Electrical circuit for generating pulse strings
US6930522B2 (en) Method and apparatus to delay signal latching
JPS6179318A (ja) フリツプフロツプ回路
JPH0370414B2 (enrdf_load_stackoverflow)
JPH0462624B2 (enrdf_load_stackoverflow)
JPH0590970A (ja) Ｃｍｉエンコーダ回路
US4741005A (en) Counter circuit having flip-flops for synchronizing carry signals between stages
JPS63167496A (ja) 半導体メモリ装置
JPH09214297A (ja) ラッチ回路
KR20010006850A (ko) 스큐 포인터 발생 회로 및 방법
KR910009093B1 (ko) 부호화 마크 반전 코딩회로
KR910007809B1 (ko) 디지탈 데이타의 왜곡 보상회로
JPH0695643B2 (ja) Ｃｍｉ符号化回路
JPH0462625B2 (enrdf_load_stackoverflow)
JPH01276327A (ja) クロック発生回路
JPH0529924A (ja) ９分周回路
KR100338402B1 (ko) 기억장치및그제어방법
JPS6352809B2 (enrdf_load_stackoverflow)