JPH0369458B2 - - Google Patents
Info
- Publication number
- JPH0369458B2 JPH0369458B2 JP60065065A JP6506585A JPH0369458B2 JP H0369458 B2 JPH0369458 B2 JP H0369458B2 JP 60065065 A JP60065065 A JP 60065065A JP 6506585 A JP6506585 A JP 6506585A JP H0369458 B2 JPH0369458 B2 JP H0369458B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- frequency
- circuit
- output
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Manipulation Of Pulses (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Mobile Radio Communication Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60065065A JPS61225933A (ja) | 1985-03-30 | 1985-03-30 | 3周波ト−ン信号検出用基準信号発生回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60065065A JPS61225933A (ja) | 1985-03-30 | 1985-03-30 | 3周波ト−ン信号検出用基準信号発生回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61225933A JPS61225933A (ja) | 1986-10-07 |
JPH0369458B2 true JPH0369458B2 (enrdf_load_stackoverflow) | 1991-11-01 |
Family
ID=13276178
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60065065A Granted JPS61225933A (ja) | 1985-03-30 | 1985-03-30 | 3周波ト−ン信号検出用基準信号発生回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61225933A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE37618E1 (en) | 1987-07-24 | 2002-04-02 | Richard J. Helferich | Analog/digital data storage system |
US5003576A (en) * | 1987-07-24 | 1991-03-26 | Richard J. Helferich | Analog/digital voice storage cellular telephone |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5945261B2 (ja) * | 1977-06-21 | 1984-11-05 | シチズン時計株式会社 | デイジタル式周波数調整回路 |
JPS59201518A (ja) * | 1983-04-28 | 1984-11-15 | Shinko Electric Co Ltd | 2相発振回路 |
-
1985
- 1985-03-30 JP JP60065065A patent/JPS61225933A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61225933A (ja) | 1986-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4009338B2 (ja) | 雑音性、断続性データ流デコーディング装置及び方法 | |
JPS61234624A (ja) | 可聴信号をプログラマブルに移相するディジタル装置と方法 | |
US6757349B1 (en) | PLL frequency synthesizer with lock detection circuit | |
US4942590A (en) | Optimum clock generator in data communication | |
US5436591A (en) | Demodulator for radio data signals | |
US5111486A (en) | Bit synchronizer | |
EP0162505B1 (en) | Arrangement for generating a clock signal | |
EP0998084B1 (en) | Phase-shift-keying demodulator and demodulation method using a period-width windowing technique | |
JPH11220385A (ja) | クロック信号生成回路及びデータ信号生成回路 | |
JPH0369458B2 (enrdf_load_stackoverflow) | ||
JPH10126329A (ja) | 移動体通信装置の受信回路 | |
KR930008433B1 (ko) | 듀얼 위상동기 루프의 락 검출장치 | |
US5396522A (en) | Method and apparatus for clock synchronization with information received by a radio receiver | |
JP3369982B2 (ja) | クロック位相同期回路 | |
EP0191472B1 (en) | Am stereo receiver | |
EP0625837A2 (en) | Automatic false synchronization correction mechanism for biphase-modulated signal reception | |
US6961399B2 (en) | Phase locked loop including control circuit for reducing lock-time | |
JP3248382B2 (ja) | Fmデコーダ | |
JP3622887B2 (ja) | 受信機 | |
JPS63193626A (ja) | 位相同期回路 | |
SU919126A2 (ru) | Устройство дл синхронизации двоичных сигналов | |
KR0158654B1 (ko) | 디지털 위상 동기 루프의 양자화 오차 제거 회로 | |
JP3000712B2 (ja) | 位相制御回路 | |
EP0035564A1 (en) | BINARY COINCIDENCE DETECTOR. | |
JP2664717B2 (ja) | Fmステレオ復調回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |