JPH0368587B2 - - Google Patents
Info
- Publication number
- JPH0368587B2 JPH0368587B2 JP60159802A JP15980285A JPH0368587B2 JP H0368587 B2 JPH0368587 B2 JP H0368587B2 JP 60159802 A JP60159802 A JP 60159802A JP 15980285 A JP15980285 A JP 15980285A JP H0368587 B2 JPH0368587 B2 JP H0368587B2
- Authority
- JP
- Japan
- Prior art keywords
- sample
- control circuit
- received data
- bit
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Dc Digital Transmission (AREA)
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60159802A JPS6220448A (ja) | 1985-07-19 | 1985-07-19 | ビツトサンプル方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60159802A JPS6220448A (ja) | 1985-07-19 | 1985-07-19 | ビツトサンプル方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6220448A JPS6220448A (ja) | 1987-01-29 |
| JPH0368587B2 true JPH0368587B2 (cg-RX-API-DMAC7.html) | 1991-10-29 |
Family
ID=15701573
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60159802A Granted JPS6220448A (ja) | 1985-07-19 | 1985-07-19 | ビツトサンプル方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6220448A (cg-RX-API-DMAC7.html) |
-
1985
- 1985-07-19 JP JP60159802A patent/JPS6220448A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6220448A (ja) | 1987-01-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5452443A (en) | Multi-processor system with fault detection | |
| GB1462690A (en) | Computer comprising three data processors | |
| JPH0368587B2 (cg-RX-API-DMAC7.html) | ||
| KR920010977B1 (ko) | 개선된 성능의 메모리 버스 아키텍쳐(memory bus architecture) | |
| US5088035A (en) | System for accelerating execution of program instructions by a microprocessor | |
| EP0657046B1 (en) | Fault tolerant three port communications module | |
| US6408353B1 (en) | Microcomputer having sampling function of retry requesting signal in syncronization with strobe signal | |
| JPH064301A (ja) | 時分割割込制御方式 | |
| JPS6135739B2 (cg-RX-API-DMAC7.html) | ||
| JPS61270952A (ja) | デ−タ伝送方式 | |
| JPS6350903B2 (cg-RX-API-DMAC7.html) | ||
| JP2619939B2 (ja) | 同期パターン検出回路 | |
| JPS60160250A (ja) | スキヤニング式デ−タ通信方式 | |
| JPS63197260A (ja) | 記憶装置制御方式 | |
| JP2725680B2 (ja) | バス異常検出回路 | |
| JPS6342547A (ja) | 回線制御装置 | |
| JPH06124257A (ja) | シリアル入出力制御回路 | |
| JPH05292130A (ja) | 通信制御用半導体集積回路 | |
| JPS62190953A (ja) | 通信制御装置における回線制御装置の管理回路 | |
| JPS6247750A (ja) | 記憶装置 | |
| JPS62182960A (ja) | 入出力制御装置の接続検知装置 | |
| JPS62111329A (ja) | 制御回路の異常出力防止方法および回路 | |
| JPH0623949B2 (ja) | 遠方監視制御装置の印字装置 | |
| JPS5951641A (ja) | マイクロコンピユ−タ間のデ−タ伝送方法 | |
| JPH05191236A (ja) | クロック断検出回路 |