JPH0358743U - - Google Patents
Info
- Publication number
- JPH0358743U JPH0358743U JP6040790U JP6040790U JPH0358743U JP H0358743 U JPH0358743 U JP H0358743U JP 6040790 U JP6040790 U JP 6040790U JP 6040790 U JP6040790 U JP 6040790U JP H0358743 U JPH0358743 U JP H0358743U
- Authority
- JP
- Japan
- Prior art keywords
- microprocessor
- parity
- memory
- address decoder
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015654 memory Effects 0.000 claims description 11
- 238000010586 diagram Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6040790U JPH0358743U (no) | 1989-06-09 | 1990-06-07 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6780389 | 1989-06-09 | ||
JP6040790U JPH0358743U (no) | 1989-06-09 | 1990-06-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0358743U true JPH0358743U (no) | 1991-06-07 |
Family
ID=31718233
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6040790U Pending JPH0358743U (no) | 1989-06-09 | 1990-06-07 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0358743U (no) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998029814A1 (fr) * | 1996-12-26 | 1998-07-09 | Rohm Co., Ltd. | Carte a circuit integre |
WO2002041152A1 (fr) * | 2000-11-16 | 2002-05-23 | Niigata Seimitsu Co., Ltd. | Système de mémoire |
JP2002360338A (ja) * | 2001-06-12 | 2002-12-17 | Takashi Kosako | 化粧綿 |
JP5575997B1 (ja) * | 2013-03-13 | 2014-08-20 | 長瀬産業株式会社 | 半導体装置及び半導体装置に対するエントリアドレス書き込み/読み出し方法 |
-
1990
- 1990-06-07 JP JP6040790U patent/JPH0358743U/ja active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998029814A1 (fr) * | 1996-12-26 | 1998-07-09 | Rohm Co., Ltd. | Carte a circuit integre |
WO2002041152A1 (fr) * | 2000-11-16 | 2002-05-23 | Niigata Seimitsu Co., Ltd. | Système de mémoire |
JP2002360338A (ja) * | 2001-06-12 | 2002-12-17 | Takashi Kosako | 化粧綿 |
JP5575997B1 (ja) * | 2013-03-13 | 2014-08-20 | 長瀬産業株式会社 | 半導体装置及び半導体装置に対するエントリアドレス書き込み/読み出し方法 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0160033A1 (en) | Microcomputer having an internal address mapper | |
JPH0358743U (no) | ||
JPS58158754A (ja) | 制御システム | |
JP3076155B2 (ja) | マルチプロセッサシステムの初期設定方式 | |
JPH10133945A (ja) | データ処理装置 | |
JPH0435957Y2 (no) | ||
JP2953701B2 (ja) | メモリ増設方式 | |
JPS61214040A (ja) | メモリのパリテイ回路 | |
JP3069355B2 (ja) | Dramタイプ設定装置方法及びコンピュータ | |
JPS63170757A (ja) | メモリシステム | |
JP2562486B2 (ja) | データ処理装置エラー処理方式 | |
JPS58186826A (ja) | マイクロプロセツサ | |
JPH07168756A (ja) | メモリアクセス制御装置 | |
JPH04177452A (ja) | 情報処理装置 | |
JPH05158810A (ja) | 誤り検出回路 | |
JPS6426938A (en) | Test system for ras circuit | |
JPH0227231U (no) | ||
JPS61235963A (ja) | パケツトパスワ−ドアクセス方式 | |
JPH026342U (no) | ||
JPH01214948A (ja) | ランダム・アクセス・メモリのアクセス制御装置 | |
JPS6020099U (ja) | P−rom書込器 | |
JPS6320247U (no) | ||
JPS61168439U (no) | ||
JPS63126959U (no) | ||
JPH02126347A (ja) | メモリアクセス方式 |