JPH0353795B2 - - Google Patents

Info

Publication number
JPH0353795B2
JPH0353795B2 JP59247123A JP24712384A JPH0353795B2 JP H0353795 B2 JPH0353795 B2 JP H0353795B2 JP 59247123 A JP59247123 A JP 59247123A JP 24712384 A JP24712384 A JP 24712384A JP H0353795 B2 JPH0353795 B2 JP H0353795B2
Authority
JP
Japan
Prior art keywords
layer
ground
signal
polyimide
entire surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59247123A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61125196A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP59247123A priority Critical patent/JPS61125196A/ja
Priority to US06/724,587 priority patent/US4754371A/en
Priority to FR8506423A priority patent/FR2563656B1/fr
Publication of JPS61125196A publication Critical patent/JPS61125196A/ja
Publication of JPH0353795B2 publication Critical patent/JPH0353795B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP59247123A 1984-04-27 1984-11-22 回路基板 Granted JPS61125196A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP59247123A JPS61125196A (ja) 1984-11-22 1984-11-22 回路基板
US06/724,587 US4754371A (en) 1984-04-27 1985-04-18 Large scale integrated circuit package
FR8506423A FR2563656B1 (fr) 1984-04-27 1985-04-26 Bloc de circuits a integration a grande echelle

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59247123A JPS61125196A (ja) 1984-11-22 1984-11-22 回路基板

Publications (2)

Publication Number Publication Date
JPS61125196A JPS61125196A (ja) 1986-06-12
JPH0353795B2 true JPH0353795B2 (fr) 1991-08-16

Family

ID=17158771

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59247123A Granted JPS61125196A (ja) 1984-04-27 1984-11-22 回路基板

Country Status (1)

Country Link
JP (1) JPS61125196A (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4880684A (en) * 1988-03-11 1989-11-14 International Business Machines Corporation Sealing and stress relief layers and use thereof
JP2645233B2 (ja) * 1995-04-21 1997-08-25 テインチイチイイエ ヨウシェンコンス 低漏話信号伝送媒体

Also Published As

Publication number Publication date
JPS61125196A (ja) 1986-06-12

Similar Documents

Publication Publication Date Title
CA1246755A (fr) Dispositif semiconducteur
JP4592122B2 (ja) パッケージ層の数を削減したフリップチップ・パッケージ
US5903050A (en) Semiconductor package having capacitive extension spokes and method for making the same
US6573600B2 (en) Multilayer wiring substrate having differential signal wires and a general signal wire in different planes
US5708296A (en) Power-ground plane for a C4 flip-chip substrate
US4673904A (en) Micro-coaxial substrate
JP5254899B2 (ja) 高性能ボールグリッドアレイパッケージの最適回路設計レイアウト
US4551789A (en) Multilayer ceramic substrates with several metallization planes
KR20030076404A (ko) 다층 회로기판에서 층수를 줄이는 기술
WO2005065000B1 (fr) Ligne de transmission microfente a blindage electromagnetique
JP2008513998A (ja) 多層基板アッセンブリにおいて容量結合を低減するための同心スペーサー
JP3443408B2 (ja) 配線基板及びそれを用いた半導体装置
JP3554886B2 (ja) 配線基板
US6307259B1 (en) Plastic package for semiconductor device
US6703706B2 (en) Concurrent electrical signal wiring optimization for an electronic package
JPH0353795B2 (fr)
JPH0227836B2 (fr)
JPH067551B2 (ja) 半導体装置
JPS61131585A (ja) 配線基板
JP2593509B2 (ja) 半導体集積回路用パッケージ
JP2868576B2 (ja) 多層配線基板
EP0399661B1 (fr) Structure d'assemblage de conducteurs pour circuit intégré
JPH0613437A (ja) 半導体装置
JPH03155653A (ja) 半導体集積回路配線構造
US20030197249A1 (en) Contactable integrated circuit and method of producing such a circuit