JPH0351334B2 - - Google Patents
Info
- Publication number
- JPH0351334B2 JPH0351334B2 JP60011338A JP1133885A JPH0351334B2 JP H0351334 B2 JPH0351334 B2 JP H0351334B2 JP 60011338 A JP60011338 A JP 60011338A JP 1133885 A JP1133885 A JP 1133885A JP H0351334 B2 JPH0351334 B2 JP H0351334B2
- Authority
- JP
- Japan
- Prior art keywords
- channel
- mos transistor
- gate
- time
- channel mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60011338A JPS61170129A (ja) | 1985-01-24 | 1985-01-24 | 出力インバ−タの貫通電流防止回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60011338A JPS61170129A (ja) | 1985-01-24 | 1985-01-24 | 出力インバ−タの貫通電流防止回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61170129A JPS61170129A (ja) | 1986-07-31 |
| JPH0351334B2 true JPH0351334B2 (enrdf_load_html_response) | 1991-08-06 |
Family
ID=11775245
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60011338A Granted JPS61170129A (ja) | 1985-01-24 | 1985-01-24 | 出力インバ−タの貫通電流防止回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61170129A (enrdf_load_html_response) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2598148B2 (ja) * | 1990-02-19 | 1997-04-09 | 富士通株式会社 | 出力回路 |
| DE10136320B4 (de) | 2001-07-26 | 2008-05-15 | Infineon Technologies Ag | Anordnung und Verfahren zum Umschalten von Transistoren |
| JP5582771B2 (ja) | 2009-12-04 | 2014-09-03 | 株式会社沖データ | 駆動装置及び画像形成装置 |
| JP2022083085A (ja) * | 2020-11-24 | 2022-06-03 | 株式会社東芝 | 半導体集積回路 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5057161A (enrdf_load_html_response) * | 1973-09-17 | 1975-05-19 | ||
| JPS56100514A (en) * | 1980-01-16 | 1981-08-12 | Nec Corp | Delay circuit |
| JPS5834628A (ja) * | 1981-08-24 | 1983-03-01 | Hitachi Ltd | Mosインバ−タ回路 |
-
1985
- 1985-01-24 JP JP60011338A patent/JPS61170129A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61170129A (ja) | 1986-07-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100231091B1 (ko) | 레벨 시프터 회로 | |
| EP0360525B1 (en) | Output buffer circuit having a level conversion function | |
| KR960011964B1 (ko) | 출력버퍼장치 | |
| JP3756961B2 (ja) | 半導体メモリ装置のチップ初期化信号発生回路 | |
| US4894560A (en) | Dual-slope waveform generation circuit | |
| US5565795A (en) | Level converting circuit for reducing an on-quiescence current | |
| EP0200501A2 (en) | Transition detector circuits | |
| KR920003440B1 (ko) | 중간전위생성회로 | |
| KR0159324B1 (ko) | 데이터 출력회로 | |
| JPH0351334B2 (enrdf_load_html_response) | ||
| EP0068892A2 (en) | Inverter circuit | |
| JP2527050B2 (ja) | 半導体メモリ用センスアンプ回路 | |
| JP3602216B2 (ja) | 半導体装置 | |
| JP3271269B2 (ja) | 出力駆動回路 | |
| JP2581851B2 (ja) | ヒューズ検出回路 | |
| JPH0353715A (ja) | 出力バッファ回路 | |
| JPH03179814A (ja) | レベルシフト回路 | |
| JPH0254615A (ja) | 出力バッファ回路 | |
| JPH09116419A (ja) | レベルシフタ回路 | |
| JPS61154313A (ja) | 出力インバ−タの貫通電流防止回路 | |
| JPS5927125B2 (ja) | パルス発生回路 | |
| JPH057151A (ja) | レベルシフト回路 | |
| JP3226535B2 (ja) | 出力バッファ回路 | |
| KR900000486B1 (ko) | 씨모오스 시간 지연회로 | |
| JPH05102830A (ja) | バツフア回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |