JPH034925B2 - - Google Patents

Info

Publication number
JPH034925B2
JPH034925B2 JP57083024A JP8302482A JPH034925B2 JP H034925 B2 JPH034925 B2 JP H034925B2 JP 57083024 A JP57083024 A JP 57083024A JP 8302482 A JP8302482 A JP 8302482A JP H034925 B2 JPH034925 B2 JP H034925B2
Authority
JP
Japan
Prior art keywords
circuit
delay time
point
correction
time difference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57083024A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58201121A (ja
Inventor
Takashi Matsumoto
Akira Yamagiwa
Ryozo Yoshino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57083024A priority Critical patent/JPS58201121A/ja
Publication of JPS58201121A publication Critical patent/JPS58201121A/ja
Publication of JPH034925B2 publication Critical patent/JPH034925B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Pulse Circuits (AREA)
JP57083024A 1982-05-19 1982-05-19 遅延時間補正方式 Granted JPS58201121A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57083024A JPS58201121A (ja) 1982-05-19 1982-05-19 遅延時間補正方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57083024A JPS58201121A (ja) 1982-05-19 1982-05-19 遅延時間補正方式

Publications (2)

Publication Number Publication Date
JPS58201121A JPS58201121A (ja) 1983-11-22
JPH034925B2 true JPH034925B2 (enrdf_load_stackoverflow) 1991-01-24

Family

ID=13790664

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57083024A Granted JPS58201121A (ja) 1982-05-19 1982-05-19 遅延時間補正方式

Country Status (1)

Country Link
JP (1) JPS58201121A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2689125B2 (ja) * 1988-02-25 1997-12-10 富士通株式会社 Ｌｓｉ試験装置
JP2003098222A (ja) 2001-09-25 2003-04-03 Mitsubishi Electric Corp 検査用基板、検査装置及び半導体装置の検査方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4063308A (en) * 1975-06-27 1977-12-13 International Business Machines Corporation Automatic clock tuning and measuring system for LSI computers
JPS55960A (en) * 1978-06-20 1980-01-07 Fujitsu Ltd Clock distributor

Also Published As

Publication number Publication date
JPS58201121A (ja) 1983-11-22

Similar Documents

Publication Publication Date Title
US4827437A (en) Auto calibration circuit for VLSI tester
JP3453133B2 (ja) Ｉｃ試験装置のタイミング校正方法及びその校正方法を用いた校正機能を有するｉｃ試験装置
US6931338B2 (en) System for providing a calibrated path for multi-signal cables in testing of integrated circuits
US4511846A (en) Deskewing time-critical signals in automatic test equipment
US5003256A (en) Clock skew measurement technique
EP0136204A2 (en) Control of signal timing apparatus in automatic test systems using minimal memory
US5406198A (en) Digital circuitry apparatus
US5235566A (en) Clock skew measurement technique
US20090295404A1 (en) Test apparatus and test module
US4789835A (en) Control of signal timing apparatus in automatic test systems using minimal memory
US6876938B2 (en) Method to provide a calibrated path for multi-signal cables in testing of integrated circuits
US4837521A (en) Delay line control system for automatic test equipment
US6882139B2 (en) Electronic component, tester device and method for calibrating a tester device
JPH034925B2 (enrdf_load_stackoverflow)
US4833397A (en) Tester for verification of pulse widths in a digital system
JP2813188B2 (ja) Ｉｃ試験装置
JP2895930B2 (ja) Ｉｃ試験装置のタイミング校正方法
US4866685A (en) Printed circuit board fabrication technique
JPS5882346A (ja) 電子テスト装置内に於けるピンエレクトロニクスインタ−フエ−ス回路の自動補正
JPH0736300Y2 (ja) タイミング校正装置
JP2816705B2 (ja) Ｉｃ試験装置
JPS61286768A (ja) テスト装置
JPH04168377A (ja) Ｉｃ試験装置
JPH06148280A (ja) タイミングスキュー調整機構
JPH0961503A (ja) 半導体試験装置における試験信号のタイミング校正装置