JPH0334076B2 - - Google Patents

Info

Publication number
JPH0334076B2
JPH0334076B2 JP19657281A JP19657281A JPH0334076B2 JP H0334076 B2 JPH0334076 B2 JP H0334076B2 JP 19657281 A JP19657281 A JP 19657281A JP 19657281 A JP19657281 A JP 19657281A JP H0334076 B2 JPH0334076 B2 JP H0334076B2
Authority
JP
Japan
Prior art keywords
display
signal
output
cpu
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP19657281A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5897088A (ja
Inventor
Ayumi Takahashi
Kazuo Hirobe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP19657281A priority Critical patent/JPS5897088A/ja
Publication of JPS5897088A publication Critical patent/JPS5897088A/ja
Publication of JPH0334076B2 publication Critical patent/JPH0334076B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
JP19657281A 1981-12-07 1981-12-07 表示ｒａｍ制御方式 Granted JPS5897088A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19657281A JPS5897088A (ja) 1981-12-07 1981-12-07 表示ｒａｍ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19657281A JPS5897088A (ja) 1981-12-07 1981-12-07 表示ｒａｍ制御方式

Publications (2)

Publication Number Publication Date
JPS5897088A JPS5897088A (ja) 1983-06-09
JPH0334076B2 true JPH0334076B2 (enrdf_load_stackoverflow) 1991-05-21

Family

ID=16359965

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19657281A Granted JPS5897088A (ja) 1981-12-07 1981-12-07 表示ｒａｍ制御方式

Country Status (1)

Country Link
JP (1) JPS5897088A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0673061B2 (ja) * 1984-04-23 1994-09-14 株式会社東芝 表示制御回路
JPS63887A (ja) * 1986-06-19 1988-01-05 Hitachi Maxell Ltd メモリカ−トリツジ

Also Published As

Publication number Publication date
JPS5897088A (ja) 1983-06-09

Similar Documents

Publication Publication Date Title
EP0553823B1 (en) Horizontal driver circuit with fixed pattern eliminating function
US4328557A (en) Processor circuit for video data terminal
JPH0760305B2 (ja) ビデオ表示制御回路
JPS602669B2 (ja) 画面表示装置
US6628254B1 (en) Display device and interface circuit for the display device
US3946255A (en) Signal generator
JPH0334076B2 (enrdf_load_stackoverflow)
JPH02301269A (ja) キー信号遅延装置
JPH02210323A (ja) マトリクス回路の駆動回路及びその駆動回路を制御するクロック形成器
US4044345A (en) Method for addressing X-Y matrix display cells
US20050289422A1 (en) Shift register and shift register set using the same
JPH07134562A (ja) 表示装置
US6249273B1 (en) Method of and device for displaying characters with a border
JPS60123888A (ja) 表示文字縁取発生回路
JPH0469392B2 (enrdf_load_stackoverflow)
JP2700650B2 (ja) ビデオ信号生成回路
JPH0673061B2 (ja) 表示制御回路
SU1580377A1 (ru) Матричный распределитель
JP2550999B2 (ja) 同期パルス発生回路
SU1456990A1 (ru) Устройство дл формировани видеосигнала наклонной фигуры
SU1515157A1 (ru) Устройство дл отображени информации на экране телевизионного индикатора
JP3105584B2 (ja) シリアル・パラレル信号変換回路
JPH06303113A (ja) パルス発生回路
SU535568A1 (ru) Устройство дл формировани временных интервалов
JPH0810724B2 (ja) ゲ−トアレイ及びメモリを有する半導体集積回路装置