JPH0333074Y2 - - Google Patents

Info

Publication number
JPH0333074Y2
JPH0333074Y2 JP1985163691U JP16369185U JPH0333074Y2 JP H0333074 Y2 JPH0333074 Y2 JP H0333074Y2 JP 1985163691 U JP1985163691 U JP 1985163691U JP 16369185 U JP16369185 U JP 16369185U JP H0333074 Y2 JPH0333074 Y2 JP H0333074Y2
Authority
JP
Japan
Prior art keywords
heat sink
chip
substrate
semiconductor package
heat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1985163691U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6273551U (US20030204162A1-20031030-M00001.png
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985163691U priority Critical patent/JPH0333074Y2/ja
Publication of JPS6273551U publication Critical patent/JPS6273551U/ja
Application granted granted Critical
Publication of JPH0333074Y2 publication Critical patent/JPH0333074Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
JP1985163691U 1985-10-24 1985-10-24 Expired JPH0333074Y2 (US20030204162A1-20031030-M00001.png)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985163691U JPH0333074Y2 (US20030204162A1-20031030-M00001.png) 1985-10-24 1985-10-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985163691U JPH0333074Y2 (US20030204162A1-20031030-M00001.png) 1985-10-24 1985-10-24

Publications (2)

Publication Number Publication Date
JPS6273551U JPS6273551U (US20030204162A1-20031030-M00001.png) 1987-05-11
JPH0333074Y2 true JPH0333074Y2 (US20030204162A1-20031030-M00001.png) 1991-07-12

Family

ID=31092127

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985163691U Expired JPH0333074Y2 (US20030204162A1-20031030-M00001.png) 1985-10-24 1985-10-24

Country Status (1)

Country Link
JP (1) JPH0333074Y2 (US20030204162A1-20031030-M00001.png)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6308780B2 (ja) * 2013-12-27 2018-04-11 三菱電機株式会社 パワーモジュール

Also Published As

Publication number Publication date
JPS6273551U (US20030204162A1-20031030-M00001.png) 1987-05-11

Similar Documents

Publication Publication Date Title
US6876069B2 (en) Ground plane for exposed package
US5777847A (en) Multichip module having a cover wtih support pillar
JPS629649A (ja) 半導体用パツケ−ジ
KR100269528B1 (ko) 고성능 멀티 칩 모듈 패키지
JP2001110926A (ja) フリップチップパッケージ
JPH02276264A (ja) ヒートシンク付セラミックパッケージ
JPH0333074Y2 (US20030204162A1-20031030-M00001.png)
JP2958380B2 (ja) 半導体装置
JP2682307B2 (ja) 半導体集積回路の実装方法
JPS6161449A (ja) マルチチップ集積回路パッケ−ジ
JPH05206320A (ja) マルチチップモジュール
JP2961976B2 (ja) ヒートシンク付半導体パッケージ
JPS60226149A (ja) ヒ−トシンク付セラミツクパツケ−ジ
JP2718203B2 (ja) ヒートシンク付セラミックパッケージ
JPH04269855A (ja) ヒートシンク付半導体パッケージ
JPH07235633A (ja) マルチチップモジュール
JPH0529504A (ja) ヒートシンク付半導体パツケージ
JPH0521665A (ja) ヒートシンク付半導体パツケージ
JPH04267547A (ja) ヒートシンク付半導体パッケージ
JPH01308057A (ja) マルチチップ・パッケージ
JPH0878616A (ja) マルチチップ・モジュール
KR20240085677A (ko) 반도체 패키지 및 그 제조 방법
JPS6184043A (ja) プラグインパツケ−ジ
JPS61125142A (ja) 電子装置
JPS60226148A (ja) ヒ−トシンク付セラミツクパツケ−ジ