JPH0330175B2 - - Google Patents

Info

Publication number
JPH0330175B2
JPH0330175B2 JP56097140A JP9714081A JPH0330175B2 JP H0330175 B2 JPH0330175 B2 JP H0330175B2 JP 56097140 A JP56097140 A JP 56097140A JP 9714081 A JP9714081 A JP 9714081A JP H0330175 B2 JPH0330175 B2 JP H0330175B2
Authority
JP
Japan
Prior art keywords
access
bus
memory
port
bank
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56097140A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57211659A (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP56097140A priority Critical patent/JPS57211659A/ja
Publication of JPS57211659A publication Critical patent/JPS57211659A/ja
Publication of JPH0330175B2 publication Critical patent/JPH0330175B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP56097140A 1981-06-23 1981-06-23 Memory access controller Granted JPS57211659A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56097140A JPS57211659A (en) 1981-06-23 1981-06-23 Memory access controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56097140A JPS57211659A (en) 1981-06-23 1981-06-23 Memory access controller

Publications (2)

Publication Number Publication Date
JPS57211659A JPS57211659A (en) 1982-12-25
JPH0330175B2 true JPH0330175B2 (fr) 1991-04-26

Family

ID=14184258

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56097140A Granted JPS57211659A (en) 1981-06-23 1981-06-23 Memory access controller

Country Status (1)

Country Link
JP (1) JPS57211659A (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60146344A (ja) * 1984-01-10 1985-08-02 Mitsubishi Electric Corp 優先順位決定装置
JPH0719221B2 (ja) * 1988-12-27 1995-03-06 日本電気株式会社 記憶制御方式
JPH02245858A (ja) * 1989-03-20 1990-10-01 Fujitsu Ltd データ転送制御装置
JPH03238539A (ja) * 1990-02-15 1991-10-24 Nec Corp メモリアクセス制御装置
JP4726187B2 (ja) * 2004-11-29 2011-07-20 キヤノン株式会社 半導体集積回路

Also Published As

Publication number Publication date
JPS57211659A (en) 1982-12-25

Similar Documents

Publication Publication Date Title
US4481572A (en) Multiconfigural computers utilizing a time-shared bus
US6691216B2 (en) Shared program memory for use in multicore DSP devices
GB1531926A (en) Hierarchical data storage systems
US6892266B2 (en) Multicore DSP device having coupled subsystem memory buses for global DMA access
JP3039557B2 (ja) 記憶装置
JPH05210640A (ja) マルチプロセッサシステム
US5353416A (en) CPU lock logic for corrected operation with a posted write array
US6279066B1 (en) System for negotiating access to a shared resource by arbitration logic in a shared resource negotiator
GB2412767A (en) Processor with at least two buses between a read/write port and an associated memory with at least two portions
US20020057711A1 (en) External bus arbitration technique for multicore DSP device
US5627968A (en) Data transfer apparatus which allows data to be transferred between data devices without accessing a shared memory
JPH0330175B2 (fr)
US5408612A (en) Microprocessor system for selectively accessing a processor internal register when the processor has control of the bus and partial address identifying the register
US5440689A (en) Interprocessor communication system for direct processor to processor communication between internal general purpose registers transparent to the execution of processors thereof
US20030018859A1 (en) Arbitration in local system for access to memory in a distant subsystem
JPH0227696B2 (ja) Johoshorisochi
JPS6153747B2 (fr)
JPH0358163A (ja) 疎結合型マルチプロセッサシステム
JP2946561B2 (ja) マルチプロセッサシステム
JP2731743B2 (ja) 通信レジスタ付並列計算機
JPH11203253A (ja) 共有資源排他アクセス制御方式
JP2505021B2 (ja) 主記憶制御装置
KR960007835B1 (ko) 다중 프로세서의 공통 메모리 억세스 장치
JPH04250553A (ja) プログラマブルコントローラ
JPH08339345A (ja) 情報処理システム