JPH0326933B2 - - Google Patents

Info

Publication number
JPH0326933B2
JPH0326933B2 JP13094984A JP13094984A JPH0326933B2 JP H0326933 B2 JPH0326933 B2 JP H0326933B2 JP 13094984 A JP13094984 A JP 13094984A JP 13094984 A JP13094984 A JP 13094984A JP H0326933 B2 JPH0326933 B2 JP H0326933B2
Authority
JP
Japan
Prior art keywords
data
frame
frame format
circuit
signaling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP13094984A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6112142A (ja
Inventor
Hideyuki Nakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP13094984A priority Critical patent/JPS6112142A/ja
Publication of JPS6112142A publication Critical patent/JPS6112142A/ja
Publication of JPH0326933B2 publication Critical patent/JPH0326933B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/12Arrangements providing for calling or supervisory signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP13094984A 1984-06-27 1984-06-27 シグナリングフレ−ムフオ−マツト変換回路 Granted JPS6112142A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13094984A JPS6112142A (ja) 1984-06-27 1984-06-27 シグナリングフレ−ムフオ−マツト変換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13094984A JPS6112142A (ja) 1984-06-27 1984-06-27 シグナリングフレ−ムフオ−マツト変換回路

Publications (2)

Publication Number Publication Date
JPS6112142A JPS6112142A (ja) 1986-01-20
JPH0326933B2 true JPH0326933B2 (enrdf_load_html_response) 1991-04-12

Family

ID=15046420

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13094984A Granted JPS6112142A (ja) 1984-06-27 1984-06-27 シグナリングフレ−ムフオ−マツト変換回路

Country Status (1)

Country Link
JP (1) JPS6112142A (enrdf_load_html_response)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4787084A (en) * 1987-02-26 1988-11-22 Amdahl Corporation Frame code converter
JPH01276840A (ja) * 1988-04-28 1989-11-07 Fujitsu Ltd 多重化方式

Also Published As

Publication number Publication date
JPS6112142A (ja) 1986-01-20

Similar Documents

Publication Publication Date Title
JPS5661873A (en) Digital video signal processor
US5014271A (en) Pulse insertion circuit
US4532557A (en) Synchronous programmable parallel-to-serial data converter and a programmable longitudinal time code generator utilizing the converter
JPH0777356B2 (ja) 直列/並列変換装置
US4764939A (en) Cable system for digital information
US4734696A (en) System and method for transmitting information
JPH0326933B2 (enrdf_load_html_response)
US5805088A (en) High speed asynchronous serial to parallel data converter
JP2786170B2 (ja) フレームデータ変換回路
JPH0113663B2 (enrdf_load_html_response)
JP2548709B2 (ja) 多重フレ−ムアライナ
JP3109165B2 (ja) データ伝送方法
EP0247189B1 (en) Apparatus for encoding and transmitting signals
JP2973682B2 (ja) シリアルビット抽出回路
JPS5816775B2 (ja) 信号変換方式
JP3411197B2 (ja) 回線終端装置
WO1987003439A1 (en) Cable system for digital information
JPS6350896B2 (enrdf_load_html_response)
KR890001847Y1 (ko) 데이터콜렉터 회로
JPH0712163B2 (ja) 多重化マルチフレ−ム同期回路
JPH0115214B2 (enrdf_load_html_response)
JPH02226824A (ja) 位相調整回路
JPS6238047A (ja) 多重化方式
JPH02288741A (ja) フレーム同期引込み回路
JPH0250662B2 (enrdf_load_html_response)