JPH0250662B2 - - Google Patents

Info

Publication number
JPH0250662B2
JPH0250662B2 JP7040884A JP7040884A JPH0250662B2 JP H0250662 B2 JPH0250662 B2 JP H0250662B2 JP 7040884 A JP7040884 A JP 7040884A JP 7040884 A JP7040884 A JP 7040884A JP H0250662 B2 JPH0250662 B2 JP H0250662B2
Authority
JP
Japan
Prior art keywords
data
circuit
memory
read
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP7040884A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60214133A (ja
Inventor
Toshio Iyota
Takayuki Ogura
Kenichi Hashimoto
Hiroaki Shirai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7040884A priority Critical patent/JPS60214133A/ja
Publication of JPS60214133A publication Critical patent/JPS60214133A/ja
Publication of JPH0250662B2 publication Critical patent/JPH0250662B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/18—Time-division multiplex systems using frequency compression and subsequent expansion of the individual signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP7040884A 1984-04-09 1984-04-09 デ−タ変換回路 Granted JPS60214133A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7040884A JPS60214133A (ja) 1984-04-09 1984-04-09 デ−タ変換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7040884A JPS60214133A (ja) 1984-04-09 1984-04-09 デ−タ変換回路

Publications (2)

Publication Number Publication Date
JPS60214133A JPS60214133A (ja) 1985-10-26
JPH0250662B2 true JPH0250662B2 (enrdf_load_html_response) 1990-11-05

Family

ID=13430608

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7040884A Granted JPS60214133A (ja) 1984-04-09 1984-04-09 デ−タ変換回路

Country Status (1)

Country Link
JP (1) JPS60214133A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS60214133A (ja) 1985-10-26

Similar Documents

Publication Publication Date Title
US4851909A (en) Method and apparatus for maintaining audio/ video synchronism in a television signal read-out from a digital buffer memory by a reference signal
EP0213641B1 (en) Delay time adjusting method, circuit, and system
US4833674A (en) Arrangement for processing received data in TDMA communications system and method therefor a TDMA communications system and method for retrieving received data in a preset order
JPH0250662B2 (enrdf_load_html_response)
GB1336542A (en) System for tranferring information
JPH09153922A (ja) フレームデータ変換回路
JPS5915582B2 (ja) デイジタル位相同期方式
KR100213007B1 (ko) 사운드신장회로
JPH0563673A (ja) 時分割多重回路
KR0138596B1 (ko) 소용량 전전자 교환기의 중계선 정합장치
JPS59191951A (ja) 異速度信号多重変換装置
JPS58100549A (ja) 時分割多方向多重送信機の多方向同期回路
JPS6219120B2 (enrdf_load_html_response)
JPH01144752A (ja) ディジタルデータ伝送方式
JPH09172424A (ja) データハイウェイ用信号速度変換回路
JPS5834061B2 (ja) デイジタル可変多重変換装置
JPS58161439A (ja) 調歩同期回線の時分割多重化方式
JPH0636493B2 (ja) 遅延等化回路
JPH088556B2 (ja) 時分割多重化装置
JPH065839B2 (ja) 中継装置
JPS61177834A (ja) 多重化信号伝送方式
JPS62120740A (ja) 信号多重化回路
JPH07154356A (ja) 同期データ信号送受信装置
JPH0712163B2 (ja) 多重化マルチフレ−ム同期回路
JPH0669175B2 (ja) 多周波信号波形の処理方式