JPS60214133A - デ−タ変換回路 - Google Patents

デ−タ変換回路

Info

Publication number
JPS60214133A
JPS60214133A JP7040884A JP7040884A JPS60214133A JP S60214133 A JPS60214133 A JP S60214133A JP 7040884 A JP7040884 A JP 7040884A JP 7040884 A JP7040884 A JP 7040884A JP S60214133 A JPS60214133 A JP S60214133A
Authority
JP
Japan
Prior art keywords
data
memory
circuit
read
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7040884A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0250662B2 (enrdf_load_html_response
Inventor
Toshio Iyota
井余田　敏雄
Takayuki Ogura
小倉　隆行
Kenichi Hashimoto
健一 橋本
Hiroaki Shirai
宏明 白井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7040884A priority Critical patent/JPS60214133A/ja
Publication of JPS60214133A publication Critical patent/JPS60214133A/ja
Publication of JPH0250662B2 publication Critical patent/JPH0250662B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/18—Time-division multiplex systems using frequency compression and subsequent expansion of the individual signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP7040884A 1984-04-09 1984-04-09 デ−タ変換回路 Granted JPS60214133A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7040884A JPS60214133A (ja) 1984-04-09 1984-04-09 デ−タ変換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7040884A JPS60214133A (ja) 1984-04-09 1984-04-09 デ−タ変換回路

Publications (2)

Publication Number Publication Date
JPS60214133A true JPS60214133A (ja) 1985-10-26
JPH0250662B2 JPH0250662B2 (enrdf_load_html_response) 1990-11-05

Family

ID=13430608

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7040884A Granted JPS60214133A (ja) 1984-04-09 1984-04-09 デ−タ変換回路

Country Status (1)

Country Link
JP (1) JPS60214133A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPH0250662B2 (enrdf_load_html_response) 1990-11-05

Similar Documents

Publication Publication Date Title
US4002846A (en) Multiplexed digital transmission system with means for channel insertion and extraction
US4759012A (en) Time division switching system
IE43367B1 (en) Method and apparatus for establishing a plurality of simultaneous conferences in a pcm switching system
US6259703B1 (en) Time slot assigner for communication system
GB2206984A (en) Methods of and apparatus for storing digital video signals
JPH0548560A (ja) Ｐｃｍ伝送路におけるデータのフレーム遅延補正方式
US5086425A (en) Arrangement for transforming data packets into a regular multiplex for a transmission system utilizing the tdma principle
US4833674A (en) Arrangement for processing received data in TDMA communications system and method therefor a TDMA communications system and method for retrieving received data in a preset order
JPS60214133A (ja) デ−タ変換回路
US4757469A (en) Method of addressing a random access memory as a delay line, and signal processing device including such a delay line
US4092497A (en) Connection network for PCM TDM automatic telephone exchange equipment
US4635248A (en) Start-stop synchronous data transmission system with a reduced redundancy
JP3073117B2 (ja) 時分割多重通信システム用装置
US6269097B1 (en) Time switch with the control memory
JPH0756962B2 (ja) データ通信システム
JPS58100549A (ja) 時分割多方向多重送信機の多方向同期回路
JPS6219120B2 (enrdf_load_html_response)
KR100213007B1 (ko) 사운드신장회로
JPS636184B2 (enrdf_load_html_response)
JPH0563673A (ja) 時分割多重回路
JPH01245784A (ja) 輝度信号用時間軸変換回路
JPS6244734B2 (enrdf_load_html_response)
JPS6039240B2 (ja) 時分割型音声フアイル
JPH088556B2 (ja) 時分割多重化装置
JPS58161439A (ja) 調歩同期回線の時分割多重化方式