JPS6112142A - シグナリングフレ−ムフオ−マツト変換回路 - Google Patents

シグナリングフレ−ムフオ−マツト変換回路

Info

Publication number
JPS6112142A
JPS6112142A JP13094984A JP13094984A JPS6112142A JP S6112142 A JPS6112142 A JP S6112142A JP 13094984 A JP13094984 A JP 13094984A JP 13094984 A JP13094984 A JP 13094984A JP S6112142 A JPS6112142 A JP S6112142A
Authority
JP
Japan
Prior art keywords
signaling
frame
time slot
counter
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13094984A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0326933B2 (enrdf_load_html_response
Inventor
Hideyuki Nakai
中井　秀行
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP13094984A priority Critical patent/JPS6112142A/ja
Publication of JPS6112142A publication Critical patent/JPS6112142A/ja
Publication of JPH0326933B2 publication Critical patent/JPH0326933B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/12—Arrangements providing for calling or supervisory signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP13094984A 1984-06-27 1984-06-27 シグナリングフレ−ムフオ−マツト変換回路 Granted JPS6112142A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13094984A JPS6112142A (ja) 1984-06-27 1984-06-27 シグナリングフレ−ムフオ−マツト変換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13094984A JPS6112142A (ja) 1984-06-27 1984-06-27 シグナリングフレ−ムフオ−マツト変換回路

Publications (2)

Publication Number Publication Date
JPS6112142A true JPS6112142A (ja) 1986-01-20
JPH0326933B2 JPH0326933B2 (enrdf_load_html_response) 1991-04-12

Family

ID=15046420

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13094984A Granted JPS6112142A (ja) 1984-06-27 1984-06-27 シグナリングフレ−ムフオ−マツト変換回路

Country Status (1)

Country Link
JP (1) JPS6112142A (enrdf_load_html_response)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4787084A (en) * 1987-02-26 1988-11-22 Amdahl Corporation Frame code converter
JPH01276840A (ja) * 1988-04-28 1989-11-07 Fujitsu Ltd 多重化方式

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4787084A (en) * 1987-02-26 1988-11-22 Amdahl Corporation Frame code converter
JPH01276840A (ja) * 1988-04-28 1989-11-07 Fujitsu Ltd 多重化方式

Also Published As

Publication number Publication date
JPH0326933B2 (enrdf_load_html_response) 1991-04-12

Similar Documents

Publication Publication Date Title
US5210745A (en) Frame restructuring interface for digital bit streams multiplexed by time-division multiplexing digital tributaries with different bit rates
DE69020652T2 (de) Anordnung zur Synchronisierung von Datenrahmengruppen in einem seriellen Bitstrom.
CA1101970A (en) Time division line interface circuit
DE69020439T2 (de) Anordnung zur Synchronisierung von Datenrahmengruppen in einem seriellen Bitstrom.
GB1511546A (en) Reducing the length of digital words
US3288928A (en) Sampling detector
US3985961A (en) Method for the time division multiplex transmission of data
JPS6112142A (ja) シグナリングフレ−ムフオ−マツト変換回路
DE69116494T2 (de) Rahmensynchronisierungsanordnung
US5267236A (en) Asynchronous parallel data formatter
GB1489286A (en) Digital data transmission
DE3230943C2 (enrdf_load_html_response)
EP1148672A2 (en) Apparatus and method for processing frame structured data signals
DE69403659T2 (de) Start-stop-empfänger
CH620804A5 (en) Method and device for the digital transmission of messages and additional information with positive-negative stuffing.
US4006302A (en) Switching arrangement for extending the receiver stop pulse length in time division multiplex transmission
US5671292A (en) High speed digital image pattern matching circuit
JPH0113663B2 (enrdf_load_html_response)
US4467469A (en) Circuitry for recovery of data from certain bit positions of a T1 span
US3334331A (en) Common series double comparison circuit for a time division multiplex system
DE2109432A1 (de) Zeitmultiplexubertragungsanlage
SE8400170L (sv) Metod for synkronisering av pulstag i ett digitalt telefonisystem
JPH0450777B2 (enrdf_load_html_response)
SU836804A2 (ru) Устройство дл обнаружени и регистрациипОТОКА ОшибОК диСКРЕТНОгО КАНАлА СВ зи
JP2973682B2 (ja) シリアルビット抽出回路