JPH03179748A - ヘテロ接合バイポーラトランジスタ - Google Patents
ヘテロ接合バイポーラトランジスタInfo
- Publication number
- JPH03179748A JPH03179748A JP2340416A JP34041690A JPH03179748A JP H03179748 A JPH03179748 A JP H03179748A JP 2340416 A JP2340416 A JP 2340416A JP 34041690 A JP34041690 A JP 34041690A JP H03179748 A JPH03179748 A JP H03179748A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- impurity concentration
- emitter layer
- emitter
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Bipolar Transistors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2340416A JPH03179748A (ja) | 1990-11-30 | 1990-11-30 | ヘテロ接合バイポーラトランジスタ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2340416A JPH03179748A (ja) | 1990-11-30 | 1990-11-30 | ヘテロ接合バイポーラトランジスタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH03179748A true JPH03179748A (ja) | 1991-08-05 |
JPH0572101B2 JPH0572101B2 (enrdf_load_stackoverflow) | 1993-10-08 |
Family
ID=18336742
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2340416A Granted JPH03179748A (ja) | 1990-11-30 | 1990-11-30 | ヘテロ接合バイポーラトランジスタ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03179748A (enrdf_load_stackoverflow) |
-
1990
- 1990-11-30 JP JP2340416A patent/JPH03179748A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0572101B2 (enrdf_load_stackoverflow) | 1993-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4593305A (en) | Heterostructure bipolar transistor | |
JPS60143496A (ja) | 半導体記憶装置 | |
Luo et al. | A heterojunction bipolar transistor with separate carrier injection and confinement | |
JPH06506563A (ja) | 半導体素子 | |
JPH03179748A (ja) | ヘテロ接合バイポーラトランジスタ | |
JPH0618210B2 (ja) | ヘテロ接合バイポーラトランジスタ | |
US4388636A (en) | Static memory cell and memory constructed from such cells | |
US4345166A (en) | Current source having saturation protection | |
US4131806A (en) | I.I.L. with injector base resistor and schottky clamp | |
CA1083232A (en) | Logic circuit comprising two complementary transistors, exhibiting a high speed and a low power consumption | |
JPH03174734A (ja) | ヘテロ接合バイポーラトランジスタ | |
EP0126879B1 (en) | Integrated circuit arrangement | |
JPS6232626B2 (enrdf_load_stackoverflow) | ||
JPS6352805B2 (enrdf_load_stackoverflow) | ||
JPS59211268A (ja) | ヘテロ接合バイポ−ラトランジスタ | |
JPS59211266A (ja) | ヘテロ接合バイポ−ラトランジスタ | |
KR790001224B1 (ko) | 증폭회로(增幅回路) | |
JPH0519809B2 (enrdf_load_stackoverflow) | ||
JPS6329836B2 (enrdf_load_stackoverflow) | ||
JPH03241867A (ja) | ヘテロ接合バイボーラトランジスタ | |
JPS59211265A (ja) | ヘテロ接合バイポ−ラトランジスタ | |
JPS63174367A (ja) | バイポ−ラトランジスタ | |
JPS62122166A (ja) | バイポ−ラトランジスタ集積回路 | |
JPS60245170A (ja) | バイポ−ラトランジスタおよびその製造方法 | |
JPS59207486A (ja) | 半導体記憶装置 |