JPH0313739B2 - - Google Patents
Info
- Publication number
- JPH0313739B2 JPH0313739B2 JP56166760A JP16676081A JPH0313739B2 JP H0313739 B2 JPH0313739 B2 JP H0313739B2 JP 56166760 A JP56166760 A JP 56166760A JP 16676081 A JP16676081 A JP 16676081A JP H0313739 B2 JPH0313739 B2 JP H0313739B2
- Authority
- JP
- Japan
- Prior art keywords
- thin film
- gold
- compound semiconductor
- alloy film
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02543—Phosphides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Device Packages (AREA)
- Led Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Weting (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56166760A JPS5867078A (ja) | 1981-10-19 | 1981-10-19 | 化合物半導体素子製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56166760A JPS5867078A (ja) | 1981-10-19 | 1981-10-19 | 化合物半導体素子製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5867078A JPS5867078A (ja) | 1983-04-21 |
JPH0313739B2 true JPH0313739B2 (enrdf_load_stackoverflow) | 1991-02-25 |
Family
ID=15837203
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56166760A Granted JPS5867078A (ja) | 1981-10-19 | 1981-10-19 | 化合物半導体素子製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5867078A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6242532A (ja) * | 1985-08-20 | 1987-02-24 | Matsushita Electric Ind Co Ltd | 化合物半導体の表面処理方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5268372A (en) * | 1975-12-05 | 1977-06-07 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS5629340A (en) * | 1979-08-20 | 1981-03-24 | Toshiba Corp | Formation of electrode on semiconductor element |
-
1981
- 1981-10-19 JP JP56166760A patent/JPS5867078A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5867078A (ja) | 1983-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6130446A (en) | Electrode of n-type nitridide semiconductor, semiconductor device having the electrode, and method of fabricating the same | |
US5272108A (en) | Method of manufacturing gallium nitride semiconductor light-emitting device | |
US3936855A (en) | Light-emitting diode fabrication process | |
JPH10107316A (ja) | 3族窒化物半導体発光素子 | |
JPS6156474A (ja) | 窒化ガリウム半導体装置の製造方法 | |
US3636618A (en) | Ohmic contact for semiconductor devices | |
KR100576317B1 (ko) | 질화물계 반도체 발광다이오드 및 그의 제조방법 | |
JPS60175468A (ja) | 窒化ガリウム半導体装置の製造方法 | |
JPH0313739B2 (enrdf_load_stackoverflow) | ||
JP3239350B2 (ja) | n型窒化物半導体層の電極 | |
US3947304A (en) | Etching of group III-V semiconductors | |
CA1055617A (en) | Impatt diode production | |
KR900008408B1 (ko) | Iii-v족 화합물 반도체소자의 전극 형성방법 | |
JPH11340569A (ja) | 半導体素子の電極形成方法およびその構造 | |
JP2008140811A (ja) | 半導体素子の製造方法 | |
US3935328A (en) | Method for providing dielectric isolation in an epitaxial layer of a compound semiconductor using the plasma oxidation | |
JPS617621A (ja) | 窒化ガリウム半導体装置の製造方法 | |
JP2000101134A (ja) | 窒化物半導体素子の製造方法および窒化物半導体素子 | |
JP2002083997A (ja) | 半導体発光素子及びその製造方法 | |
JPH10256184A (ja) | p型窒化物半導体の電極および前記電極を有する半導体素子およびその製造方法 | |
KR20050098213A (ko) | 수직형 발광 다이오드 및 그 제조 방법 | |
CN117542929A (zh) | 一种低温实现欧姆接触的工艺方法 | |
JP3426834B2 (ja) | 発光ダイオードアレイの製造方法 | |
JPH0955366A (ja) | 三族窒化物半導体の製造方法 | |
JPS62104082A (ja) | 裏面電極形成方法 |