JPH0312745B2 - - Google Patents

Info

Publication number
JPH0312745B2
JPH0312745B2 JP59164508A JP16450884A JPH0312745B2 JP H0312745 B2 JPH0312745 B2 JP H0312745B2 JP 59164508 A JP59164508 A JP 59164508A JP 16450884 A JP16450884 A JP 16450884A JP H0312745 B2 JPH0312745 B2 JP H0312745B2
Authority
JP
Japan
Prior art keywords
clock
read
write
address counter
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59164508A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6142051A (ja
Inventor
Yoshinori Ishii
Takao Gotoda
Tooru Suzuki
Tomoko Ooshiro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16450884A priority Critical patent/JPS6142051A/ja
Publication of JPS6142051A publication Critical patent/JPS6142051A/ja
Publication of JPH0312745B2 publication Critical patent/JPH0312745B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
JP16450884A 1984-08-06 1984-08-06 ビツトスリツプ検出方式 Granted JPS6142051A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16450884A JPS6142051A (ja) 1984-08-06 1984-08-06 ビツトスリツプ検出方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16450884A JPS6142051A (ja) 1984-08-06 1984-08-06 ビツトスリツプ検出方式

Publications (2)

Publication Number Publication Date
JPS6142051A JPS6142051A (ja) 1986-02-28
JPH0312745B2 true JPH0312745B2 (enrdf_load_stackoverflow) 1991-02-20

Family

ID=15794490

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16450884A Granted JPS6142051A (ja) 1984-08-06 1984-08-06 ビツトスリツプ検出方式

Country Status (1)

Country Link
JP (1) JPS6142051A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6142051A (ja) 1986-02-28

Similar Documents

Publication Publication Date Title
JP3156813B2 (ja) バッファ制御回路
US4694426A (en) Asynchronous FIFO status circuit
JPH0129093B2 (enrdf_load_stackoverflow)
JP2569589B2 (ja) カウンタ回路
JPS6334548B2 (enrdf_load_stackoverflow)
JP2695535B2 (ja) タイマ入力制御回路及びカウンタ制御回路
JPH02272907A (ja) 比較回路
US8751853B2 (en) Quad-data rate controller and implementing method thereof
US5247485A (en) Memory device
JPH0331928A (ja) フレーム変換回路
US5561691A (en) Apparatus and method for data communication between two asynchronous buses
US6614798B1 (en) Asynchronous FIFO increment and decrement control for interfaces that operate at differing clock frequencies
JPH0312745B2 (enrdf_load_stackoverflow)
US6424684B1 (en) Method and apparatus for receiving synchronous data
KR20010004197A (ko) 지연고정루프의 초기 록 타임 단축 장치 및 방법
JP2644112B2 (ja) Ｆｉｆｏ試験診断回路
JP2819955B2 (ja) 装置内誤り監視回路
US7752506B1 (en) FIFO memory error circuit and method
JPS5947364B2 (ja) プリアンブル検出装置
JPH06266534A (ja) ハーフフラッグ出力回路
JPH02214348A (ja) アクセス異常検出装置
JPH0431211B2 (enrdf_load_stackoverflow)
JP3088144B2 (ja) Ｆｉｆｏリセット回路
JP2613916B2 (ja) データ非周期読出し回路
KR890003109Y1 (ko) 컴퓨터시스템의 패리티에러 검출회로

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees