JPS6142051A - ビツトスリツプ検出方式 - Google Patents

ビツトスリツプ検出方式

Info

Publication number
JPS6142051A
JPS6142051A JP16450884A JP16450884A JPS6142051A JP S6142051 A JPS6142051 A JP S6142051A JP 16450884 A JP16450884 A JP 16450884A JP 16450884 A JP16450884 A JP 16450884A JP S6142051 A JPS6142051 A JP S6142051A
Authority
JP
Japan
Prior art keywords
clock
write
read
address counter
comparator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16450884A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0312745B2 (enrdf_load_stackoverflow
Inventor
Yoshinori Ishii
石井　義則
Takao Gotoda
後藤田　卓男
Toru Suzuki
徹 鈴木
Tomoko Oshiro
大城　智子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16450884A priority Critical patent/JPS6142051A/ja
Publication of JPS6142051A publication Critical patent/JPS6142051A/ja
Publication of JPH0312745B2 publication Critical patent/JPH0312745B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
JP16450884A 1984-08-06 1984-08-06 ビツトスリツプ検出方式 Granted JPS6142051A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16450884A JPS6142051A (ja) 1984-08-06 1984-08-06 ビツトスリツプ検出方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16450884A JPS6142051A (ja) 1984-08-06 1984-08-06 ビツトスリツプ検出方式

Publications (2)

Publication Number Publication Date
JPS6142051A true JPS6142051A (ja) 1986-02-28
JPH0312745B2 JPH0312745B2 (enrdf_load_stackoverflow) 1991-02-20

Family

ID=15794490

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16450884A Granted JPS6142051A (ja) 1984-08-06 1984-08-06 ビツトスリツプ検出方式

Country Status (1)

Country Link
JP (1) JPS6142051A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0312745B2 (enrdf_load_stackoverflow) 1991-02-20

Similar Documents

Publication Publication Date Title
KR19980073726A (ko) 동기형 반도체 메모리 장치의 데이터 입력 회로 및 데이터 입력 방법
JP2569589B2 (ja) カウンタ回路
JP2695535B2 (ja) タイマ入力制御回路及びカウンタ制御回路
US5247485A (en) Memory device
US6614798B1 (en) Asynchronous FIFO increment and decrement control for interfaces that operate at differing clock frequencies
JPS6142051A (ja) ビツトスリツプ検出方式
JPS6386630A (ja) 並列伝送路におけるフレ−ム同期方式
JP3156273B2 (ja) ポインタ処理回路
RU2058603C1 (ru) Запоминающее устройство
JPH0431211B2 (enrdf_load_stackoverflow)
JP2869981B2 (ja) ビットバッファ回路
JP2819955B2 (ja) 装置内誤り監視回路
JPS5947364B2 (ja) プリアンブル検出装置
Jackson et al. A real-time transputer-based system for a digital recording data channel
SU1730630A2 (ru) Устройство дл сопр жени источника и приемника информации
JP2613916B2 (ja) データ非周期読出し回路
KR940010429B1 (ko) 동기신호 발생장치
JPS63312754A (ja) エラ−発生回路
JPH04269028A (ja) 入力データ位相同期回路
KR900009356Y1 (ko) 테이프 레코오더의 재생시 지터 흡수회로
JP2513132B2 (ja) 信号速度変換装置
JP2679607B2 (ja) ポインタ処理回路
JP2946863B2 (ja) パリティ計数回路
JPH05110548A (ja) ビツト位相同期回路
JPH02214348A (ja) アクセス異常検出装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees