JPH0311550B2 - - Google Patents

Info

Publication number
JPH0311550B2
JPH0311550B2 JP58146656A JP14665683A JPH0311550B2 JP H0311550 B2 JPH0311550 B2 JP H0311550B2 JP 58146656 A JP58146656 A JP 58146656A JP 14665683 A JP14665683 A JP 14665683A JP H0311550 B2 JPH0311550 B2 JP H0311550B2
Authority
JP
Japan
Prior art keywords
silicon substrate
groove
capacitor
main surface
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58146656A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6039862A (ja
Inventor
Kazushige Minegishi
Takashi Morie
Ban Nakajima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Inc
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP58146656A priority Critical patent/JPS6039862A/ja
Publication of JPS6039862A publication Critical patent/JPS6039862A/ja
Publication of JPH0311550B2 publication Critical patent/JPH0311550B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP58146656A 1983-08-12 1983-08-12 半導体記憶装置およびその製造方法 Granted JPS6039862A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58146656A JPS6039862A (ja) 1983-08-12 1983-08-12 半導体記憶装置およびその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58146656A JPS6039862A (ja) 1983-08-12 1983-08-12 半導体記憶装置およびその製造方法

Publications (2)

Publication Number Publication Date
JPS6039862A JPS6039862A (ja) 1985-03-01
JPH0311550B2 true JPH0311550B2 (enExample) 1991-02-18

Family

ID=15412652

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58146656A Granted JPS6039862A (ja) 1983-08-12 1983-08-12 半導体記憶装置およびその製造方法

Country Status (1)

Country Link
JP (1) JPS6039862A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6156446A (ja) * 1984-08-28 1986-03-22 Toshiba Corp 半導体装置およびその製造方法
JPS62293758A (ja) * 1986-06-13 1987-12-21 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
JP2003152086A (ja) * 2001-11-15 2003-05-23 Semiconductor Energy Lab Co Ltd 半導体装置

Also Published As

Publication number Publication date
JPS6039862A (ja) 1985-03-01

Similar Documents

Publication Publication Date Title
US5330928A (en) Method for fabricating stacked capacitors with increased capacitance in a DRAM cell
US5023683A (en) Semiconductor memory device with pillar-shaped insulating film
JP2761685B2 (ja) 半導体装置の製造方法
US5573967A (en) Method for making dynamic random access memory with fin-type stacked capacitor
KR900000207B1 (ko) 반도체 기억장치와 그 제조방법
US4742018A (en) Process for producing memory cell having stacked capacitor
US6171923B1 (en) Method for fabricating a DRAM cell structure on an SOI wafer incorporating a two dimensional trench capacitor
US5126916A (en) Stacked capacitor dram cell and method of fabricating
JPS5932900B2 (ja) 電荷貯蔵領域の形成方法
US5460999A (en) Method for making fin-shaped stack capacitors on DRAM chips
US5429980A (en) Method of forming a stacked capacitor using sidewall spacers and local oxidation
US5429979A (en) Method of forming a dram cell having a ring-type stacked capacitor
KR100217274B1 (ko) 누적 전극의 표면을 러프닝함으로써 커패시턴스가 증가된 커패시터를 갖는 반도체 장치 제조 방법
KR920001635B1 (ko) 반도체기억장치 및 그 제조방법
JPH0586863B2 (enExample)
US5795804A (en) Method of fabricating a stack/trench capacitor for a dynamic random access memory (DRAM)
US5457065A (en) method of manufacturing a new DRAM capacitor structure having increased capacitance
KR960006718B1 (ko) 반도체 기억장치의 커패시터 및 그 제조방법
KR0171072B1 (ko) 반도체 메모리 셀 제조방법 및 구조
US5380675A (en) Method for making closely spaced stacked capacitors on DRAM chips
JPH0712058B2 (ja) 半導体装置およびその製造方法
JPH0311550B2 (enExample)
JPS62193275A (ja) ３次元１トランジスタ・セル装置およびその製造方法
JPS61107768A (ja) 半導体記憶装置
JP2739965B2 (ja) 半導体記憶装置およびその製造方法