JPH0292541U - - Google Patents

Info

Publication number
JPH0292541U
JPH0292541U JP16948788U JP16948788U JPH0292541U JP H0292541 U JPH0292541 U JP H0292541U JP 16948788 U JP16948788 U JP 16948788U JP 16948788 U JP16948788 U JP 16948788U JP H0292541 U JPH0292541 U JP H0292541U
Authority
JP
Japan
Prior art keywords
bus
access
extender
rack
extender board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16948788U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP16948788U priority Critical patent/JPH0292541U/ja
Publication of JPH0292541U publication Critical patent/JPH0292541U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
JP16948788U 1988-12-29 1988-12-29 Pending JPH0292541U (enrdf_load_stackoverflow)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16948788U JPH0292541U (enrdf_load_stackoverflow) 1988-12-29 1988-12-29

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16948788U JPH0292541U (enrdf_load_stackoverflow) 1988-12-29 1988-12-29

Publications (1)

Publication Number Publication Date
JPH0292541U true JPH0292541U (enrdf_load_stackoverflow) 1990-07-23

Family

ID=31459593

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16948788U Pending JPH0292541U (enrdf_load_stackoverflow) 1988-12-29 1988-12-29

Country Status (1)

Country Link
JP (1) JPH0292541U (enrdf_load_stackoverflow)

Similar Documents

Publication Publication Date Title
US5555425A (en) Multi-master bus arbitration system in which the address and data lines of the bus may be separately granted to individual masters
JP2552085B2 (ja) マルチプル・バスの調停論理のためのシステム及び方法
US6012118A (en) Method and apparatus for performing bus operations in a computer system using deferred replies returned without using the address bus
WO2000043894A3 (en) Method and apparatus for communicating between multiple functional units in a computer environment
JPS5837585B2 (ja) ケイサンキソウチ
US5649209A (en) Bus coupling information processing system for multiple access to system bus
TW336296B (en) Circuit for handling distributed arbitration in a computer system having multiple arbiters
US4931923A (en) Computer system for automatically reconfigurating memory space to avoid overlaps of memory reserved for expansion slots
KR950008231B1 (ko) 퍼스널 컴퓨터 시스템
EP0924623A3 (en) Computer system including arbitration mechanism allowing multiple bus masters to access a graphics bus
US6260091B1 (en) Method and apparatus for performing out-of-order bus operations in which an agent only arbitrates for use of a data bus to send data with a deferred reply
KR950008229B1 (ko) 퍼스널 컴퓨터 시스템
JPH0292541U (enrdf_load_stackoverflow)
JPH02178753A (ja) システムバスのエクステンダ
JPS59218532A (ja) バス接続方式
AU616171B2 (en) Computer with expansion slots for cards and card for computer with expansion slots
EP0391537A2 (en) Lock converting bus-to-bus interface system
JPH07210501A (ja) マルチバスシステム
JP2990692B2 (ja) バス獲得制御方式
JPS63175964A (ja) 共有メモリ
JPH02178752A (ja) システムバスのエクステンダ
JPS6160162A (ja) バス調停方式
JPS6224347A (ja) バス制御装置
JP2612715B2 (ja) アドレスバス制御装置
Nayak Design strategies for interface of bus architectures