JPH0289542U - - Google Patents

Info

Publication number
JPH0289542U
JPH0289542U JP13530489U JP13530489U JPH0289542U JP H0289542 U JPH0289542 U JP H0289542U JP 13530489 U JP13530489 U JP 13530489U JP 13530489 U JP13530489 U JP 13530489U JP H0289542 U JPH0289542 U JP H0289542U
Authority
JP
Japan
Prior art keywords
logic blocks
synchronization signal
delay
input
synchronization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13530489U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP13530489U priority Critical patent/JPH0289542U/ja
Publication of JPH0289542U publication Critical patent/JPH0289542U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
JP13530489U 1989-11-24 1989-11-24 Pending JPH0289542U (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13530489U JPH0289542U (enExample) 1989-11-24 1989-11-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13530489U JPH0289542U (enExample) 1989-11-24 1989-11-24

Publications (1)

Publication Number Publication Date
JPH0289542U true JPH0289542U (enExample) 1990-07-16

Family

ID=31394807

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13530489U Pending JPH0289542U (enExample) 1989-11-24 1989-11-24

Country Status (1)

Country Link
JP (1) JPH0289542U (enExample)

Similar Documents

Publication Publication Date Title
CA2002895A1 (en) Arithmetic unit
JPH0289542U (enExample)
JPS6048785B2 (ja) 主記憶制御方式
US5088035A (en) System for accelerating execution of program instructions by a microprocessor
JPS5934197Y2 (ja) カウンタ装置
JPS60173483A (ja) 論理回路シミュレーション装置
JPS6046731B2 (ja) 入力装置
JPH01146941U (enExample)
JPS5834185U (ja) 表示回路
JPH0452244U (enExample)
JPH0358736U (enExample)
JP2848098B2 (ja) 論理検証装置
SU485450A1 (ru) Устройство дл управлени передачей информации в цвм
JPS5755438A (en) Data processing unit
JPH0191954U (enExample)
JPS5834183U (ja) 表示回路
JPS5624630A (en) Plural input and output device control system
JPS59114640A (ja) 信号処理用プロセツサｌｓｉ
JPH02153451A (ja) バス制御方式
JPH02212945A (ja) ソフトウェア論理シミュレータ
JPS6347625U (enExample)
JPS63291156A (ja) 計算機間の処理の同期方式
JPH0281061U (enExample)
JPH01172730U (enExample)
JPS63163026U (enExample)