JPH0279643U - - Google Patents

Info

Publication number
JPH0279643U
JPH0279643U JP15985488U JP15985488U JPH0279643U JP H0279643 U JPH0279643 U JP H0279643U JP 15985488 U JP15985488 U JP 15985488U JP 15985488 U JP15985488 U JP 15985488U JP H0279643 U JPH0279643 U JP H0279643U
Authority
JP
Japan
Prior art keywords
data
synchronization pattern
circuit
invert
transmission system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15985488U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP15985488U priority Critical patent/JPH0279643U/ja
Publication of JPH0279643U publication Critical patent/JPH0279643U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案の一実施例による同期回路の
ブロツク図、第2図は第1図におけるデータのシ
ーケンス図、第3図はこの考案の他の実施例を示
す同期回路のブロツク図、第4図は第3図におけ
るデータのシーケンス図、第5図は従来の同期回
路のブロツク図、第6図は第5図のデータのシー
ケンス図である。 図において、1はデータ受信回路、2は同期パ
ターン検出回路、3はデータ反転回路、4はデー
タ選択回路、5はデータ入力端子、6は同期パタ
ーン検出出力端子、7は受信データ出力端子、8
はデータ選択入力端子、9は同期パターン付加回
路、10は同期パターン発生回路、11は同期パ
ターン反転回路、12は同期パターン選択回路、
13はデータ(送信)入力端子、14は送信デー
タ出力端子、15は同期パターン選択入力端子、
16はパターン検出回路を示す。なお、図中、同
一符号は同一、又は相当部分を示す。
Fig. 1 is a block diagram of a synchronous circuit according to an embodiment of this invention, Fig. 2 is a sequence diagram of data in Fig. 1, and Fig. 3 is a block diagram of a synchronous circuit showing another embodiment of this invention. 4 is a data sequence diagram in FIG. 3, FIG. 5 is a block diagram of a conventional synchronous circuit, and FIG. 6 is a data sequence diagram in FIG. In the figure, 1 is a data reception circuit, 2 is a synchronization pattern detection circuit, 3 is a data inversion circuit, 4 is a data selection circuit, 5 is a data input terminal, 6 is a synchronization pattern detection output terminal, 7 is a received data output terminal, 8
is a data selection input terminal, 9 is a synchronization pattern addition circuit, 10 is a synchronization pattern generation circuit, 11 is a synchronization pattern inversion circuit, 12 is a synchronization pattern selection circuit,
13 is a data (transmission) input terminal, 14 is a transmission data output terminal, 15 is a synchronization pattern selection input terminal,
16 indicates a pattern detection circuit. In addition, in the figures, the same reference numerals indicate the same or equivalent parts.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] データ伝送を行うシステム自身がいくつかのサ
ブシステムで構成されているシステムにおいて、
前記サブシステムにおける伝送系の同期パターン
を容易に切換えられる様に送信側は同期パターン
の反転、受信側は受信データの反転を可能とした
ことを特徴とする同期回路。
In a system where the data transmission system itself is composed of several subsystems,
A synchronization circuit characterized in that the transmission side can invert the synchronization pattern and the reception side can invert the received data so that the synchronization pattern of the transmission system in the subsystem can be easily switched.
JP15985488U 1988-12-07 1988-12-07 Pending JPH0279643U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15985488U JPH0279643U (en) 1988-12-07 1988-12-07

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15985488U JPH0279643U (en) 1988-12-07 1988-12-07

Publications (1)

Publication Number Publication Date
JPH0279643U true JPH0279643U (en) 1990-06-19

Family

ID=31441423

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15985488U Pending JPH0279643U (en) 1988-12-07 1988-12-07

Country Status (1)

Country Link
JP (1) JPH0279643U (en)

Similar Documents

Publication Publication Date Title
JPH0279643U (en)
JPH03115450U (en)
JPH02103926U (en)
JPH01132149U (en)
JPS6347641U (en)
JPS59114663U (en) Vertical synchronization circuit
JPS6348249U (en)
JPS60649U (en) Multi-CPU system synchronization device
JPS62129654U (en)
JPS62138259U (en)
JPS6157751U (en)
JPS6443470U (en)
JPH0255338U (en)
JPS61146048U (en)
JPH0191955U (en)
JPS60136559U (en) Receiving device for multiplex transmission
JPS5871850U (en) connection device
JPH0324737U (en)
JPS6335329U (en)
JPS63139647U (en)
JPH01142224U (en)
JPH0249224U (en)
JPS63171750U (en)
JPS6335103U (en)
JPS63171843U (en)