JPH026683Y2 - - Google Patents
Info
- Publication number
- JPH026683Y2 JPH026683Y2 JP13625884U JP13625884U JPH026683Y2 JP H026683 Y2 JPH026683 Y2 JP H026683Y2 JP 13625884 U JP13625884 U JP 13625884U JP 13625884 U JP13625884 U JP 13625884U JP H026683 Y2 JPH026683 Y2 JP H026683Y2
- Authority
- JP
- Japan
- Prior art keywords
- logic
- gate
- logic gate
- gates
- boolean expression
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000014509 gene expression Effects 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Logic Circuits (AREA)
- Image Processing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13625884U JPH026683Y2 (de) | 1984-09-10 | 1984-09-10 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13625884U JPH026683Y2 (de) | 1984-09-10 | 1984-09-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6151555U JPS6151555U (de) | 1986-04-07 |
JPH026683Y2 true JPH026683Y2 (de) | 1990-02-19 |
Family
ID=30694722
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13625884U Expired JPH026683Y2 (de) | 1984-09-10 | 1984-09-10 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH026683Y2 (de) |
-
1984
- 1984-09-10 JP JP13625884U patent/JPH026683Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6151555U (de) | 1986-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0270219A2 (de) | Paralleles EXKLUSIV-OR- und EXKLUSIV-NOR-Gatter mit reduziertem Schaltaufwand | |
JPS595349A (ja) | 加算器 | |
JPH0531769B2 (de) | ||
JPH035095B2 (de) | ||
JPS6361327A (ja) | 加算器 | |
US4918640A (en) | Adder cell having a sum part and a carry part | |
JPH026683Y2 (de) | ||
US4349888A (en) | CMOS Static ALU | |
US4675838A (en) | Conditional-carry adder for multibit digital computer | |
US4704701A (en) | Conditional carry adder for a multibit digital computer | |
US4739195A (en) | Mosfet circuit for exclusive control | |
JPS63125019A (ja) | カウンタセルおよび2重モードnビットレジスタ | |
JPS5814691B2 (ja) | 2進加算回路 | |
US5670900A (en) | Mask decoder circuit optimized for data path | |
JP3137629B2 (ja) | 桁上げ‐セーブ算術演算機構に対する加算器セル | |
JPH0262057B2 (de) | ||
JPH0412849B2 (de) | ||
JP2655609B2 (ja) | 入出力回路 | |
JP2569765B2 (ja) | 信号処理集積回路装置 | |
JPS6053489B2 (ja) | 論理回路 | |
JPH07118643B2 (ja) | データを処理するための回路網 | |
JPS62192085A (ja) | ビツト処理回路 | |
KR940010672B1 (ko) | 산술논리 연산회로 | |
JPH0377537B2 (de) | ||
JPS6387817A (ja) | 信号切換装置 |