JPH026655Y2 - - Google Patents
Info
- Publication number
- JPH026655Y2 JPH026655Y2 JP1983031156U JP3115683U JPH026655Y2 JP H026655 Y2 JPH026655 Y2 JP H026655Y2 JP 1983031156 U JP1983031156 U JP 1983031156U JP 3115683 U JP3115683 U JP 3115683U JP H026655 Y2 JPH026655 Y2 JP H026655Y2
- Authority
- JP
- Japan
- Prior art keywords
- stage
- frequency
- frequency divider
- circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Oscillators With Electromechanical Resonators (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Electric Clocks (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3115683U JPS59137648U (ja) | 1983-03-04 | 1983-03-04 | 発振回路の歩度調整装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3115683U JPS59137648U (ja) | 1983-03-04 | 1983-03-04 | 発振回路の歩度調整装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59137648U JPS59137648U (ja) | 1984-09-13 |
| JPH026655Y2 true JPH026655Y2 (enEXAMPLES) | 1990-02-19 |
Family
ID=30162011
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3115683U Granted JPS59137648U (ja) | 1983-03-04 | 1983-03-04 | 発振回路の歩度調整装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59137648U (enEXAMPLES) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5646115B2 (enEXAMPLES) * | 1973-07-13 | 1981-10-30 | ||
| JPS5681481A (en) * | 1979-12-06 | 1981-07-03 | Seiko Instr & Electronics Ltd | Electronic clock |
-
1983
- 1983-03-04 JP JP3115683U patent/JPS59137648U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59137648U (ja) | 1984-09-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH021966Y2 (enEXAMPLES) | ||
| US6628163B2 (en) | Circuit for tuning an active filter | |
| EP0177557B1 (en) | Counting apparatus and method for frequency sampling | |
| US6882235B2 (en) | Highly stable integrated time reference | |
| US4340974A (en) | Local oscillator frequency drift compensation circuit | |
| JPH026655Y2 (enEXAMPLES) | ||
| DE10200698A1 (de) | Genaues Zeitverzögerungssystem und Verfahren unter Verwendung eines ungenauen Oszillators | |
| JPH07280857A (ja) | パルス幅測定回路 | |
| US7548129B2 (en) | On-chip R-C time constant calibration | |
| JPH0633717Y2 (ja) | 発振回路の歩度調整装置 | |
| US4146836A (en) | Power monitor | |
| JP3198748B2 (ja) | 静電容量検出回路 | |
| JP3222308B2 (ja) | 電気信号遅延回路 | |
| JP2622845B2 (ja) | 遅延時間測定回路 | |
| JPS60249422A (ja) | 時限発生装置 | |
| JPH0719012Y2 (ja) | 電圧検出回路 | |
| JPS6333375Y2 (enEXAMPLES) | ||
| JP2974129B2 (ja) | 信号スペクトラム計測装置 | |
| DE69627536T2 (de) | Verfahren zur hochauflösenden messung einer zeitspanne | |
| JPH0441634Y2 (enEXAMPLES) | ||
| JPS61173308A (ja) | パラメ−タ設定装置 | |
| US4377740A (en) | Initializing circuit arrangement for a counter circuit | |
| JPH0727354B2 (ja) | ディスプレイモニタのオートトラッキング回路 | |
| JPH04265012A (ja) | パワー・オン・リセット回路 | |
| JPH03756Y2 (enEXAMPLES) |