JPH0256852B2 - - Google Patents
Info
- Publication number
- JPH0256852B2 JPH0256852B2 JP57189006A JP18900682A JPH0256852B2 JP H0256852 B2 JPH0256852 B2 JP H0256852B2 JP 57189006 A JP57189006 A JP 57189006A JP 18900682 A JP18900682 A JP 18900682A JP H0256852 B2 JPH0256852 B2 JP H0256852B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- input
- flip
- signal
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims description 8
- 230000005540 biological transmission Effects 0.000 claims description 2
- 238000001514 detection method Methods 0.000 claims 1
- 230000002401 inhibitory effect Effects 0.000 claims 1
- 230000010355 oscillation Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000003111 delayed effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57189006A JPS5979630A (ja) | 1982-10-29 | 1982-10-29 | 論理回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57189006A JPS5979630A (ja) | 1982-10-29 | 1982-10-29 | 論理回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5979630A JPS5979630A (ja) | 1984-05-08 |
| JPH0256852B2 true JPH0256852B2 (Direct) | 1990-12-03 |
Family
ID=16233717
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57189006A Granted JPS5979630A (ja) | 1982-10-29 | 1982-10-29 | 論理回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5979630A (Direct) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5557225A (en) * | 1994-12-30 | 1996-09-17 | Intel Corporation | Pulsed flip-flop circuit |
-
1982
- 1982-10-29 JP JP57189006A patent/JPS5979630A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5979630A (ja) | 1984-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5987081A (en) | Method and apparatus for a testable high frequency synchronizer | |
| US5905766A (en) | Synchronizer, method and system for transferring data | |
| CN1543604B (zh) | 带有片上后台调试系统的数据处理系统和相关方法 | |
| US5128970A (en) | Non-return to zero synchronizer | |
| KR890005745A (ko) | 내-준안전성 플립-플롭 및 준안정 상태발생 가능성을 감소시키기 위한 방법 | |
| KR900015455A (ko) | 클럭 신호와 비동기인 데이타 신호에 관련된 준안정 이벤트를 제거하기 위한 회로 | |
| US5357613A (en) | Time-domain boundary buffer method and apparatus | |
| JPS6083166A (ja) | 半導体集積回路装置 | |
| US4409671A (en) | Data processor having single clock pin | |
| EP0953987A3 (en) | Synchronous semiconductor storage device | |
| US6097775A (en) | Method and apparatus for synchronously transferring signals between clock domains | |
| EP0225512B1 (en) | Digital free-running clock synchronizer | |
| JPH0256852B2 (Direct) | ||
| JP2684806B2 (ja) | 集積回路 | |
| US6205192B1 (en) | Clock input control circuit | |
| JPH0636054A (ja) | ワンチップマイクロコンピュータ | |
| JP3458406B2 (ja) | インターフェース回路 | |
| KR950008661B1 (ko) | 버스 다중화 회로 | |
| US6255869B1 (en) | Method and apparatus for system resource negotiation | |
| JP4727799B2 (ja) | 半導体集積回路及び外部信号の取り込み方法 | |
| US4809302A (en) | Clock injector circuit | |
| CN118535515B (zh) | 一种usb通信方法及装置 | |
| JPS61269515A (ja) | 半導体集積回路装置 | |
| US5097158A (en) | Digital noise feedthrough reducer and synchronizer for mixed-signal integrated circuit | |
| KR900005452B1 (ko) | 마이크로 프로세서의 데이터 처리속도를 개선한 회로 |