JPH0255819B2 - - Google Patents

Info

Publication number
JPH0255819B2
JPH0255819B2 JP13304085A JP13304085A JPH0255819B2 JP H0255819 B2 JPH0255819 B2 JP H0255819B2 JP 13304085 A JP13304085 A JP 13304085A JP 13304085 A JP13304085 A JP 13304085A JP H0255819 B2 JPH0255819 B2 JP H0255819B2
Authority
JP
Japan
Prior art keywords
processing system
common bus
interrupt
input
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP13304085A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61292769A (ja
Inventor
Sei Yano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP13304085A priority Critical patent/JPS61292769A/ja
Publication of JPS61292769A publication Critical patent/JPS61292769A/ja
Publication of JPH0255819B2 publication Critical patent/JPH0255819B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP13304085A 1985-06-20 1985-06-20 デ−タ処理システム Granted JPS61292769A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13304085A JPS61292769A (ja) 1985-06-20 1985-06-20 デ−タ処理システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13304085A JPS61292769A (ja) 1985-06-20 1985-06-20 デ−タ処理システム

Publications (2)

Publication Number Publication Date
JPS61292769A JPS61292769A (ja) 1986-12-23
JPH0255819B2 true JPH0255819B2 (zh) 1990-11-28

Family

ID=15095404

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13304085A Granted JPS61292769A (ja) 1985-06-20 1985-06-20 デ−タ処理システム

Country Status (1)

Country Link
JP (1) JPS61292769A (zh)

Also Published As

Publication number Publication date
JPS61292769A (ja) 1986-12-23

Similar Documents

Publication Publication Date Title
JP2829091B2 (ja) データ処理システム
US5958024A (en) System having a receive data register for storing at least nine data bits of frame and status bits indicating the status of asynchronous serial receiver
US5611056A (en) Method for controlling the expansion of connections to a SCSI bus
US4977499A (en) Method and apparatus for commanding operations on a computer network
EP0370780A2 (en) A communication command control system between CPUs
JPH0255819B2 (zh)
JPS61127251A (ja) 加入者プロトコル処理方式
JPS6126706B2 (zh)
JPH1063617A (ja) シリアル通信装置
JPS61123244A (ja) デ−タ通信処理装置
JPS6232748A (ja) デ−タ転送装置
JPH0537421A (ja) 伝送路切替制御方法およびその装置
JPS6162961A (ja) 入出力機器
JPH0313776B2 (zh)
JPH0438618Y2 (zh)
JPS6253046A (ja) 産業用ロボツトのデ−タ通信装置
JPS63132362A (ja) コマンド動作制御方式
JPH04138555A (ja) 並列型ディジタル信号処理装置
JPS6130300B2 (zh)
JPS61237149A (ja) プログラムロ−デイング方式
JPS61246863A (ja) デ−タ転送方式
JPH01250118A (ja) データ処理システム
JPH03265054A (ja) データバス制御装置
JPH08161253A (ja) Dma制御方法およびdma制御装置
JPH0194741A (ja) 通信制御装置の割込み制御方式