JPH0249520B2 - - Google Patents
Info
- Publication number
- JPH0249520B2 JPH0249520B2 JP59041067A JP4106784A JPH0249520B2 JP H0249520 B2 JPH0249520 B2 JP H0249520B2 JP 59041067 A JP59041067 A JP 59041067A JP 4106784 A JP4106784 A JP 4106784A JP H0249520 B2 JPH0249520 B2 JP H0249520B2
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- write
- data
- pattern data
- memories
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 61
- 238000012546 transfer Methods 0.000 claims description 36
- 238000012360 testing method Methods 0.000 description 13
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 5
- 238000012545 processing Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59041067A JPS60185300A (ja) | 1984-03-02 | 1984-03-02 | パタ−ンデ−タ転送装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59041067A JPS60185300A (ja) | 1984-03-02 | 1984-03-02 | パタ−ンデ−タ転送装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60185300A JPS60185300A (ja) | 1985-09-20 |
JPH0249520B2 true JPH0249520B2 (ko) | 1990-10-30 |
Family
ID=12598089
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59041067A Granted JPS60185300A (ja) | 1984-03-02 | 1984-03-02 | パタ−ンデ−タ転送装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60185300A (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0541524U (ja) * | 1991-11-11 | 1993-06-08 | 真弓 山本 | ナプキン |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3820006B2 (ja) * | 1997-09-19 | 2006-09-13 | 株式会社ルネサステクノロジ | 半導体装置 |
JP2006294104A (ja) * | 2005-04-08 | 2006-10-26 | Yokogawa Electric Corp | デバイス試験装置およびデバイス試験方法 |
-
1984
- 1984-03-02 JP JP59041067A patent/JPS60185300A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0541524U (ja) * | 1991-11-11 | 1993-06-08 | 真弓 山本 | ナプキン |
Also Published As
Publication number | Publication date |
---|---|
JPS60185300A (ja) | 1985-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4680733A (en) | Device for serializing/deserializing bit configurations of variable length | |
EP0805458B1 (en) | An electronic circuit or board tester with compressed data-sequences | |
JPH0416752B2 (ko) | ||
US4969126A (en) | Semiconductor memory device having serial addressing and operating method thereof | |
JPH097393A (ja) | マイクロエレクトロニック集積回路のためのメモリ試験装置 | |
JPH0480350B2 (ko) | ||
US4759021A (en) | Test pattern generator | |
US4388701A (en) | Recirculating loop memory array having a shift register buffer for parallel fetching and storing | |
JPS5847741B2 (ja) | パタ−ン発生器 | |
US6851078B2 (en) | Data transfer apparatus, memory device testing apparatus, data transfer method, and memory device testing method | |
US6490700B1 (en) | Memory device testing apparatus and data selection circuit | |
KR100208043B1 (ko) | 시험 패턴 발생기 | |
JPH0249520B2 (ko) | ||
KR910014825A (ko) | 데이타 처리 시스템 및 메모리 어레이 테스팅 처리 방법 | |
KR19990067519A (ko) | 메모리테스트회로 | |
US6202187B1 (en) | Pattern generator for use in a semiconductor test device | |
JP2000065904A (ja) | 半導体試験装置 | |
JP3190781B2 (ja) | 半導体メモリ | |
JPH0411959B2 (ko) | ||
JPH0672910B2 (ja) | テストパタ−ンメモリ回路 | |
JP2824853B2 (ja) | パターンデータ書込み方式 | |
KR0143131B1 (ko) | 램 테스트를 위한 최적 데이타 발생기 | |
JPS6153665B2 (ko) | ||
JPH11288598A (ja) | 半導体記憶装置のテスト装置 | |
JPS593966A (ja) | 半導体記憶装置試験方法 |