JPH0249018B2 - - Google Patents

Info

Publication number
JPH0249018B2
JPH0249018B2 JP56084452A JP8445281A JPH0249018B2 JP H0249018 B2 JPH0249018 B2 JP H0249018B2 JP 56084452 A JP56084452 A JP 56084452A JP 8445281 A JP8445281 A JP 8445281A JP H0249018 B2 JPH0249018 B2 JP H0249018B2
Authority
JP
Japan
Prior art keywords
silicon
silicon nitride
film
nitride film
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56084452A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57199232A (en
Inventor
Hajime Kamioka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP8445281A priority Critical patent/JPS57199232A/ja
Publication of JPS57199232A publication Critical patent/JPS57199232A/ja
Publication of JPH0249018B2 publication Critical patent/JPH0249018B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H01L21/7621Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region the recessed region having a shape other than rectangular, e.g. rounded or oblique shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Local Oxidation Of Silicon (AREA)
  • Bipolar Transistors (AREA)
  • Drying Of Semiconductors (AREA)
  • Element Separation (AREA)
JP8445281A 1981-06-03 1981-06-03 Manufacture of semiconductor device Granted JPS57199232A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8445281A JPS57199232A (en) 1981-06-03 1981-06-03 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8445281A JPS57199232A (en) 1981-06-03 1981-06-03 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPS57199232A JPS57199232A (en) 1982-12-07
JPH0249018B2 true JPH0249018B2 (xx) 1990-10-26

Family

ID=13831005

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8445281A Granted JPS57199232A (en) 1981-06-03 1981-06-03 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS57199232A (xx)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50137086A (xx) * 1974-04-17 1975-10-30
JPS5232671A (en) * 1975-09-08 1977-03-12 Fujitsu Ltd Manufacturing process of semiconductor device
JPS5444478A (en) * 1977-09-14 1979-04-07 Matsushita Electric Ind Co Ltd Manufacture for semiconductor device
JPS5617020A (en) * 1979-07-20 1981-02-18 Toshiba Corp Judgement of etching end point

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50137086A (xx) * 1974-04-17 1975-10-30
JPS5232671A (en) * 1975-09-08 1977-03-12 Fujitsu Ltd Manufacturing process of semiconductor device
JPS5444478A (en) * 1977-09-14 1979-04-07 Matsushita Electric Ind Co Ltd Manufacture for semiconductor device
JPS5617020A (en) * 1979-07-20 1981-02-18 Toshiba Corp Judgement of etching end point

Also Published As

Publication number Publication date
JPS57199232A (en) 1982-12-07

Similar Documents

Publication Publication Date Title
JP3382143B2 (ja) シリコン基板に分離領域を形成する方法および分離領域の構造
JPS6340337A (ja) 集積回路分離法
JPH0580148B2 (xx)
JPH02156552A (ja) 半導体装置およびその製造方法
JPS6115344A (ja) 半導体構造体の形成方法
US4916087A (en) Method of manufacturing a semiconductor device by filling and planarizing narrow and wide trenches
JPS6175539A (ja) 集積回路の製造方法
US5246537A (en) Method of forming recessed oxide isolation
US5326715A (en) Method for forming a field oxide film of a semiconductor device
JPH0555367A (ja) シリコン基板の埋め込み選択酸化方法およびこの方法による集積回路
US5512509A (en) Method for forming an isolation layer in a semiconductor device
JPH0728008B2 (ja) 酸化膜と窒化膜を利用したトレンチ側面壁ドーピング方法及びその半導体素子
TW432508B (en) Method of fabricating an integrated circuit used to prevent undercutting due to wet etching
US4030952A (en) Method of MOS circuit fabrication
JPS58150A (ja) 半導体装置の製造方法
US5696022A (en) Method for forming field oxide isolation film
JPH0249018B2 (xx)
JPH05849B2 (xx)
JPH1041389A (ja) 半導体装置の製造方法
JP2757919B2 (ja) 半導体装置の製造方法
US6444539B1 (en) Method for producing a shallow trench isolation filled with thermal oxide
JPH0336302B2 (xx)
JPS6314498B2 (xx)
JPS6358370B2 (xx)
US6261966B1 (en) Method for improving trench isolation