JPH0248917Y2 - - Google Patents
Info
- Publication number
- JPH0248917Y2 JPH0248917Y2 JP6280688U JP6280688U JPH0248917Y2 JP H0248917 Y2 JPH0248917 Y2 JP H0248917Y2 JP 6280688 U JP6280688 U JP 6280688U JP 6280688 U JP6280688 U JP 6280688U JP H0248917 Y2 JPH0248917 Y2 JP H0248917Y2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- clock
- generation circuit
- processors
- slave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6280688U JPH0248917Y2 (en, 2012) | 1988-05-12 | 1988-05-12 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6280688U JPH0248917Y2 (en, 2012) | 1988-05-12 | 1988-05-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63175258U JPS63175258U (en, 2012) | 1988-11-14 |
JPH0248917Y2 true JPH0248917Y2 (en, 2012) | 1990-12-21 |
Family
ID=30897433
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6280688U Expired JPH0248917Y2 (en, 2012) | 1988-05-12 | 1988-05-12 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0248917Y2 (en, 2012) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5431907B2 (ja) * | 2009-12-18 | 2014-03-05 | ラピスセミコンダクタ株式会社 | 同期処理システム及び半導体集積回路 |
-
1988
- 1988-05-12 JP JP6280688U patent/JPH0248917Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS63175258U (en, 2012) | 1988-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0433056B2 (en, 2012) | ||
KR970028922A (ko) | 퍼스컴을 사용한 수치제어장치 및 그 제어방법 | |
JP2008135065A (ja) | データ処理システム内の種々のクロック源間を切り替える装置およびその方法 | |
EP1095332A1 (en) | Synchronization of processors in a fault tolerant multi-processor system | |
JPH0248917Y2 (en, 2012) | ||
JPH0133864B2 (en, 2012) | ||
JPS593676A (ja) | プロセツサ間クロツク同期化方式 | |
US5812822A (en) | Apparatus for coordinating clock oscillators in a fully redundant computer system | |
JP2643579B2 (ja) | マイクロコンピュータ | |
KR100246546B1 (ko) | 고속 병렬 컴퓨터에서의 시간 동기화 방법 | |
JPS59176863A (ja) | タイマ同期化方式 | |
JPS622348B2 (en, 2012) | ||
JPS6316322U (en, 2012) | ||
JPH0418330B2 (en, 2012) | ||
JPS5947334B2 (ja) | クロツク制御方式 | |
JPS6033654A (ja) | マイクロプロセツサ間デ−タ転送方式 | |
JP2646436B2 (ja) | タイマ制御方式 | |
JPS62169560A (ja) | 二重化クロツク信号発生装置 | |
JPS59123911A (ja) | 位相調整方式 | |
JPH0460392B2 (en, 2012) | ||
JPS6019022B2 (ja) | バス使用権制御方式 | |
JPH04171513A (ja) | クロック発生回路 | |
JPH0354022U (en, 2012) | ||
JPS6261150A (ja) | 複数計算機システム | |
JPS6320517A (ja) | システムクロックストレッチ回路 |