JPH0239866B2 - - Google Patents
Info
- Publication number
- JPH0239866B2 JPH0239866B2 JP58070558A JP7055883A JPH0239866B2 JP H0239866 B2 JPH0239866 B2 JP H0239866B2 JP 58070558 A JP58070558 A JP 58070558A JP 7055883 A JP7055883 A JP 7055883A JP H0239866 B2 JPH0239866 B2 JP H0239866B2
- Authority
- JP
- Japan
- Prior art keywords
- bonding
- bonding wire
- electrode
- container
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 52
- 230000000630 rising effect Effects 0.000 claims abstract description 17
- 238000000034 method Methods 0.000 claims description 12
- 238000004519 manufacturing process Methods 0.000 claims description 4
- 230000002093 peripheral effect Effects 0.000 claims 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
- H01L2224/06153—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry with a staggered arrangement, e.g. depopulated array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4905—Shape
- H01L2224/49051—Connectors having different shapes
- H01L2224/49052—Different loop heights
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
- H01L2224/49431—Connecting portions the connecting portions being staggered on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4945—Wire connectors having connecting portions of different types on the semiconductor or solid-state body, e.g. regular and reverse stitches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78313—Wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85186—Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85191—Translational movements connecting first both on and outside the semiconductor or solid-state body, i.e. regular and reverse stitches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20751—Diameter ranges larger or equal to 10 microns less than 20 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20752—Diameter ranges larger or equal to 20 microns less than 30 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20753—Diameter ranges larger or equal to 30 microns less than 40 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20754—Diameter ranges larger or equal to 40 microns less than 50 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20755—Diameter ranges larger or equal to 50 microns less than 60 microns
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Description
【発明の詳細な説明】
(a) 発明の技術分野
本発明は半導体装置とその製造方法にかかり、
特にワイヤボンデイング方法に関する。
特にワイヤボンデイング方法に関する。
(b) 従来技術と問題点
半導体装置はIC、LSIと益々高集積化されてお
り、それに伴つて半導体チツプ並びに半導体容器
も大型化されてきた。従つて、半導体チツプを半
導体容器に取りつけた後、両者の電極を接続する
ボンデイングワイヤ数も非常に増加し、LSIでは
200本にも及んでいる。
り、それに伴つて半導体チツプ並びに半導体容器
も大型化されてきた。従つて、半導体チツプを半
導体容器に取りつけた後、両者の電極を接続する
ボンデイングワイヤ数も非常に増加し、LSIでは
200本にも及んでいる。
第1図は半導体装置の組立断面図を示してお
り、1は半導体チツプ10上の接続パツド、2は
半導体容器20上の接続電極で、通常ワイヤ3の
ボンデイングは先に接続パツド1にボンデイング
して立ち上り、そのまま空間を引つ張つて(矢印
方向)次いで外部リードに電気的に接続されてい
る接続電極2にボンデイングして立ち下り、ワイ
ヤを切断する方法が採られている。稀には、接続
電極2から接続パツド1にボンデイングする方法
も採られるが、それは特別な都合に限られる。
り、1は半導体チツプ10上の接続パツド、2は
半導体容器20上の接続電極で、通常ワイヤ3の
ボンデイングは先に接続パツド1にボンデイング
して立ち上り、そのまま空間を引つ張つて(矢印
方向)次いで外部リードに電気的に接続されてい
る接続電極2にボンデイングして立ち下り、ワイ
ヤを切断する方法が採られている。稀には、接続
電極2から接続パツド1にボンデイングする方法
も採られるが、それは特別な都合に限られる。
また、ワイヤは一般に直径20〜30μmのアルミ
ニウム線又は金線が用いられており、ボンデイン
グ装置は自動化された装置である。
ニウム線又は金線が用いられており、ボンデイン
グ装置は自動化された装置である。
このようなボンデイング方法において、ワイヤ
数が増大してくるとワイヤは立ち上り部から空間
に浮かんで形成されるために、空間で相互に接触
しやすい状態になる。更に、半導体チツプが大き
くなつて半導体容器が大型化してくれば、配線ワ
イヤの長さも長くなるから上記空間での接触の機
会は益々増加し、また配線長さが長くなると、配
線容量が増えてそれだけ半導体装置の動作特性
(高速動作)に悪影響を与える。
数が増大してくるとワイヤは立ち上り部から空間
に浮かんで形成されるために、空間で相互に接触
しやすい状態になる。更に、半導体チツプが大き
くなつて半導体容器が大型化してくれば、配線ワ
イヤの長さも長くなるから上記空間での接触の機
会は益々増加し、また配線長さが長くなると、配
線容量が増えてそれだけ半導体装置の動作特性
(高速動作)に悪影響を与える。
(c) 発明の目的
本発明の目的は、半導体装置にとつて非常に重
要なこのような問題点を軽減させる製造方法を提
案するものである。
要なこのような問題点を軽減させる製造方法を提
案するものである。
(d) 発明の構成
その目的は、半導体チツプと、それを収容する
容器と、該半導体チツプ上に形成された電極パツ
ドと、該容器の少なくとも上下2段に形成された
電極と、該電極パツド面に対して急峻な角度をも
つて接続された第1の立ち上り部と、前記容器の
上段に形成された電極面に対して前記第1の立ち
上り部よりもゆるやかな角度をもつて接続された
第1の立ち下り部とをもつ第1のボンデイングワ
イヤと、前記容器の下段に形成された電極面に対
して急峻な角度をもつて接続された第2の立ち上
り部と、前記電極パツド面に対して前記第2の立
ち上り部よりもゆるやかな角度をもつて接続され
た第2の立ち下り部とをもつ第2のボンデイング
ワイヤとを具備し、 互いに隣合う前記第1のボンデイングワイヤと
前記第2のボンデイングワイヤにおいて前記第1
のボンデイングワイヤの最高点より前記第2のボ
ンデイングワイヤの最高点が低く構成されている
半導体装置によつて達成される。
容器と、該半導体チツプ上に形成された電極パツ
ドと、該容器の少なくとも上下2段に形成された
電極と、該電極パツド面に対して急峻な角度をも
つて接続された第1の立ち上り部と、前記容器の
上段に形成された電極面に対して前記第1の立ち
上り部よりもゆるやかな角度をもつて接続された
第1の立ち下り部とをもつ第1のボンデイングワ
イヤと、前記容器の下段に形成された電極面に対
して急峻な角度をもつて接続された第2の立ち上
り部と、前記電極パツド面に対して前記第2の立
ち上り部よりもゆるやかな角度をもつて接続され
た第2の立ち下り部とをもつ第2のボンデイング
ワイヤとを具備し、 互いに隣合う前記第1のボンデイングワイヤと
前記第2のボンデイングワイヤにおいて前記第1
のボンデイングワイヤの最高点より前記第2のボ
ンデイングワイヤの最高点が低く構成されている
半導体装置によつて達成される。
また、その製造方法は、半導体チツプ上の電極
パツドと、それを収容する容器の少なくとも上下
2段に形成された電極との間をボンデイングワイ
ヤで接続するに際し、隣合うボンデイングワイヤ
の一方は前記容器の下段に形成された電極を始点
として前記電極パツドへボンデイングし、且つ、
他方は前記電極パツドを始点とし最高点が前記一
方のボンデイングワイヤの最高点より高くなるよ
うにして前記容器の上段に形成された電極へボン
デイングし、隣合うボンデイングワイヤのワイヤ
ボンデイング方向が互いに逆方向になるようにボ
ンデイングを行なうものである。
パツドと、それを収容する容器の少なくとも上下
2段に形成された電極との間をボンデイングワイ
ヤで接続するに際し、隣合うボンデイングワイヤ
の一方は前記容器の下段に形成された電極を始点
として前記電極パツドへボンデイングし、且つ、
他方は前記電極パツドを始点とし最高点が前記一
方のボンデイングワイヤの最高点より高くなるよ
うにして前記容器の上段に形成された電極へボン
デイングし、隣合うボンデイングワイヤのワイヤ
ボンデイング方向が互いに逆方向になるようにボ
ンデイングを行なうものである。
(e) 発明の実施例
以下、図面を参照して実施例によつて詳細に説
明するが、上記の問題点を解決するためには、ま
ず、先立つて第2図および第3図に示すような構
造および方法が考えられる。即ち、第2図および
第3図は参考例を示しており、半導体チツプ10
上の接続パツド1と半導体容器20上の接続電極
2とを接続するボンデイングワイヤのボンデイン
グ方向は図中の矢印のように隣接する接続パツド
相互間および隣接する接続電極相互間をすべて反
対方向にする。図において、3aは順方向のボン
デイングワイヤ(第1のボンデイングワイヤ)、
3bは逆方向のボンデイングワイヤ(第2のボン
デイングワイヤ)を示しており、このような配線
方法は自動ボンデイング装置によつて交互に順方
向と逆方向とに容易に行うことができる。
明するが、上記の問題点を解決するためには、ま
ず、先立つて第2図および第3図に示すような構
造および方法が考えられる。即ち、第2図および
第3図は参考例を示しており、半導体チツプ10
上の接続パツド1と半導体容器20上の接続電極
2とを接続するボンデイングワイヤのボンデイン
グ方向は図中の矢印のように隣接する接続パツド
相互間および隣接する接続電極相互間をすべて反
対方向にする。図において、3aは順方向のボン
デイングワイヤ(第1のボンデイングワイヤ)、
3bは逆方向のボンデイングワイヤ(第2のボン
デイングワイヤ)を示しており、このような配線
方法は自動ボンデイング装置によつて交互に順方
向と逆方向とに容易に行うことができる。
第3図はこのようにして配線したボンデイング
ワイヤの部分拡大図を示しており、第3図aは断
面図、第3図bはその平面図である。ワイヤボン
デイングすると、初めにボンデイングした接続パ
ツド1または接続電極2の立ち上り部でボンデイ
ングワイヤが高く立ち上がり、それを矢印方向に
引つ張つてボンデングして立ち下がるから、空間
ではワイヤ相互を一層遠い間隔にすることができ
て、同じ方向(例えば順方向のみ)に引つ張つて
ボンデイングするよりも接触しにくくなる。それ
は本図によつて容易に理解されることである。
ワイヤの部分拡大図を示しており、第3図aは断
面図、第3図bはその平面図である。ワイヤボン
デイングすると、初めにボンデイングした接続パ
ツド1または接続電極2の立ち上り部でボンデイ
ングワイヤが高く立ち上がり、それを矢印方向に
引つ張つてボンデングして立ち下がるから、空間
ではワイヤ相互を一層遠い間隔にすることができ
て、同じ方向(例えば順方向のみ)に引つ張つて
ボンデイングするよりも接触しにくくなる。それ
は本図によつて容易に理解されることである。
しかし、第2図および第3図に説明した構造お
よび方法では未だ不充分であるので、次に、接続
電極が高低を有する上下2段に設けられた半導体
容器を用いた本発明にかかる構造および方法につ
いて説明する。第4図は本発明によつてワイヤボ
ンデイングした組立平面図を示しており、半導体
容器21の下段の接続電極2cと半導体チツプ1
1のチツプ周縁に近い接続パツド1cとを逆方向
にワイヤボンデイングし、半導体容器21の上段
の接続電極2dと半導体チツプ11のチツプ周縁
より遠い接続パツド1dとを順方向にワイヤボン
デイングする。第5図はその部分拡大図を示し、
第5図aは断面図、第5図bは平面図である。こ
のようにワイヤボンデイングすると、空間でボン
デイングワイヤ相互をより遠ざけることが可能に
なり、更に、横からみて隣合うボンデイングワイ
ヤで重なつて見えるところがなく、ボンデイング
ワイヤが互いに接触することが全く起こらないよ
うにできる。
よび方法では未だ不充分であるので、次に、接続
電極が高低を有する上下2段に設けられた半導体
容器を用いた本発明にかかる構造および方法につ
いて説明する。第4図は本発明によつてワイヤボ
ンデイングした組立平面図を示しており、半導体
容器21の下段の接続電極2cと半導体チツプ1
1のチツプ周縁に近い接続パツド1cとを逆方向
にワイヤボンデイングし、半導体容器21の上段
の接続電極2dと半導体チツプ11のチツプ周縁
より遠い接続パツド1dとを順方向にワイヤボン
デイングする。第5図はその部分拡大図を示し、
第5図aは断面図、第5図bは平面図である。こ
のようにワイヤボンデイングすると、空間でボン
デイングワイヤ相互をより遠ざけることが可能に
なり、更に、横からみて隣合うボンデイングワイ
ヤで重なつて見えるところがなく、ボンデイング
ワイヤが互いに接触することが全く起こらないよ
うにできる。
ここに、第5図に示している半導体チツプ11
は接続パツドをチツプ周縁に近い接続パツド1c
とチツプ周縁より遠い接続パツド1dとの二列に
形成しているが、現在では未だこのように接続パ
ツドは高密度には形成されていない。本発明によ
るワイヤボンデイング方法を行うことによつて、
初めて接触の心配が少なくなるから接続パツドを
二列にして密度を高くし、かくして半導体チツプ
を小さくし、更に半導体容器を小型化することが
できる。
は接続パツドをチツプ周縁に近い接続パツド1c
とチツプ周縁より遠い接続パツド1dとの二列に
形成しているが、現在では未だこのように接続パ
ツドは高密度には形成されていない。本発明によ
るワイヤボンデイング方法を行うことによつて、
初めて接触の心配が少なくなるから接続パツドを
二列にして密度を高くし、かくして半導体チツプ
を小さくし、更に半導体容器を小型化することが
できる。
ところで、アルミニウムワイヤを用いる場合に
は、ボンデイングツールはウエツジツールと呼ば
れるもので、順方向にボンデイングすると半導体
容器20上の接続電極2形成面の面積を考慮する
必要がある。それは、その面積が狭いとウエツジ
ツールの後端が接続電極面の側壁に当たるため
で、そのために従来の順方向のボンデングでは接
続電極面を特に広くしていた。しかし、上記実施
例の下段のように逆方向にボンデイングすれば、
その接続電極面は更に狭くすることができて、一
層半導体容器の小型化に役立つ。なお、金ワイヤ
の場合は、キヤピラリーツールであるから、この
ような心配はない。
は、ボンデイングツールはウエツジツールと呼ば
れるもので、順方向にボンデイングすると半導体
容器20上の接続電極2形成面の面積を考慮する
必要がある。それは、その面積が狭いとウエツジ
ツールの後端が接続電極面の側壁に当たるため
で、そのために従来の順方向のボンデングでは接
続電極面を特に広くしていた。しかし、上記実施
例の下段のように逆方向にボンデイングすれば、
その接続電極面は更に狭くすることができて、一
層半導体容器の小型化に役立つ。なお、金ワイヤ
の場合は、キヤピラリーツールであるから、この
ような心配はない。
また、第5図cは第5図aとは反対に上下段共
逆にボンデイングした参考例の断面図で、このよ
うにボンデイングしても空間ではワイヤの距離が
従来に比べて遠くなるから接触の問題は減少す
る。しかし、この第5図cでは横から見て隣合う
ボンデイングワイヤが重なるところができ、ボン
デイングワイヤが大きく傾くとボンデイングワイ
ヤが互いに接触することが起こる。
逆にボンデイングした参考例の断面図で、このよ
うにボンデイングしても空間ではワイヤの距離が
従来に比べて遠くなるから接触の問題は減少す
る。しかし、この第5図cでは横から見て隣合う
ボンデイングワイヤが重なるところができ、ボン
デイングワイヤが大きく傾くとボンデイングワイ
ヤが互いに接触することが起こる。
(f) 発明の効果
以上の実施例から判るように、本発明によれば
空間におけるボンデイングワイヤ相互の間隔を拡
げることができて、接触事故を減少させ、半導体
装置の信頼度を向上させることが出来る。
空間におけるボンデイングワイヤ相互の間隔を拡
げることができて、接触事故を減少させ、半導体
装置の信頼度を向上させることが出来る。
且つ、実装密度を高めて高集積化するメリツト
も大きく、半導体装置、更には電子回路の特性向
上に極めて寄与するものである。
も大きく、半導体装置、更には電子回路の特性向
上に極めて寄与するものである。
第1図は従来の半導体装置の組立断面図、第2
図は参考例の組立平面図、第3図はその部分拡大
図で、第3図aは断面図、第3図bはその平面
図、第4図は本発明にかかる実施例の組立平面
図、第5図はその部分拡大図、第5図aは断面
図、第5図bはその平面図、第5図cは第5図a
とは逆にボンデイングした参考例の断面図であ
る。 図中、1,1c,1dは接続パツド、2,2
c,2dは接続電極、3,3a,3bはボンデイ
ングワイヤ、10,11は半導体チツプ、20,
21は半導体容器を示している。
図は参考例の組立平面図、第3図はその部分拡大
図で、第3図aは断面図、第3図bはその平面
図、第4図は本発明にかかる実施例の組立平面
図、第5図はその部分拡大図、第5図aは断面
図、第5図bはその平面図、第5図cは第5図a
とは逆にボンデイングした参考例の断面図であ
る。 図中、1,1c,1dは接続パツド、2,2
c,2dは接続電極、3,3a,3bはボンデイ
ングワイヤ、10,11は半導体チツプ、20,
21は半導体容器を示している。
Claims (1)
- 【特許請求の範囲】 1 半導体チツプと、 それを収容する容器と、 該半導体チツプ上に形成された電極パツドと、 該容器の少なくとも上下2段に形成された電極
と、該電極パツド面に対して急峻な角度をもつて
接続された第1の立ち上り部と、前記容器の上段
に形成された電極面に対して前記第1の立ち上り
部よりもゆるやかな角度をもつて接続された第1
の立ち下り部とをもつ第1のボンデイングワイヤ
と、前記容器の下段に形成された電極面に対して
急峻な角度をもつて接続された第2の立ち上り部
と、前記電極パツド面に対して前記第2の立ち上
り部よりもゆるやかな角度をもつて接続された第
2の立ち下り部とをもつ第2のボンデイングワイ
ヤとを具備し、 互いに隣合う前記第1のボンデイングワイヤと
前記第2のボンデイングワイヤにおいて前記第1
のボンデイングワイヤの最高点より前記第2のボ
ンデイングワイヤの最高点が低く構成されてなる
ことを特徴とする半導体装置。 2 上記電極パツドが上記半導体チツプ周縁部分
に2列に設けられ、 上記第1のボンデイングワイヤが上記半導体チ
ツプ周縁部分より遠い列の電極パツドに接続さ
れ、且つ、上記第2のボンデイングワイヤが上記
半導体チツプ周縁部分より近い列の電極パツドに
接続されていることを特徴とする特許請求の範囲
第1項記載の半導体装置。 3 半導体チツプ上の電極パツドと、それを収容
する容器の少なくとも上下2段に形成された電極
との間をボンデイングワイヤで接続するに際し、
隣合うボンデイングワイヤの一方は前記容器の下
段に形成された電極を始点として前記電極パツド
へボンデイングし、且つ、他方は前記電極パツド
を始点とし最高点が前記一方のボンデイングワイ
ヤの最高点より高くなるようにして前記容器の上
段に形成された電極へボンデイングし、隣合うボ
ンデイングワイヤのワイヤボンデイング方向が互
いに逆方向になるようにボンデイングを行なうこ
とを特徴とする半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58070558A JPS59195856A (ja) | 1983-04-20 | 1983-04-20 | 半導体装置及びその製造方法 |
US06/601,360 US4618879A (en) | 1983-04-20 | 1984-04-18 | Semiconductor device having adjacent bonding wires extending at different angles |
EP84400788A EP0126664B1 (en) | 1983-04-20 | 1984-04-19 | Wire bonding method for producing a semiconductor device and semiconductor device produced by this method |
DE8484400788T DE3479271D1 (en) | 1983-04-20 | 1984-04-19 | Wire bonding method for producing a semiconductor device and semiconductor device produced by this method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58070558A JPS59195856A (ja) | 1983-04-20 | 1983-04-20 | 半導体装置及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59195856A JPS59195856A (ja) | 1984-11-07 |
JPH0239866B2 true JPH0239866B2 (ja) | 1990-09-07 |
Family
ID=13434975
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58070558A Granted JPS59195856A (ja) | 1983-04-20 | 1983-04-20 | 半導体装置及びその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US4618879A (ja) |
EP (1) | EP0126664B1 (ja) |
JP (1) | JPS59195856A (ja) |
DE (1) | DE3479271D1 (ja) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6185833A (ja) * | 1984-10-03 | 1986-05-01 | Toshiba Corp | ワイヤボンデイング方法 |
US4705204A (en) * | 1985-03-01 | 1987-11-10 | Mitsubishi Denki Kabushiki Kaisha | Method of ball forming for wire bonding |
US5917707A (en) * | 1993-11-16 | 1999-06-29 | Formfactor, Inc. | Flexible contact structure with an electrically conductive shell |
US5476211A (en) | 1993-11-16 | 1995-12-19 | Form Factor, Inc. | Method of manufacturing electrical contacts, using a sacrificial member |
DE3621917A1 (de) * | 1986-06-30 | 1988-01-07 | Bosch Gmbh Robert | Verfahren zur herstellung elektrischer verbindungen innerhalb von halbleiterbauelementen und elektrische verbindung fuer halbleiterbauelemente |
GB2231166B (en) * | 1989-04-13 | 1993-05-05 | Ind Tech Res Inst | Organic photoreceptor for use in electrophotography |
JPH06104374A (ja) * | 1991-01-04 | 1994-04-15 | Internatl Business Mach Corp <Ibm> | 電子回路パッケージ並びにその導体の成形加工装置及び成形加工方法 |
US5155578A (en) * | 1991-04-26 | 1992-10-13 | Texas Instruments Incorporated | Bond wire configuration and injection mold for minimum wire sweep in plastic IC packages |
US5596171A (en) * | 1993-05-21 | 1997-01-21 | Harris; James M. | Package for a high frequency semiconductor device and methods for fabricating and connecting the same to an external circuit |
US5665649A (en) * | 1993-05-21 | 1997-09-09 | Gardiner Communications Corporation | Process for forming a semiconductor device base array and mounting semiconductor devices thereon |
EP0632493A1 (en) * | 1993-06-30 | 1995-01-04 | STMicroelectronics S.r.l. | Semiconductor device with twice-bonded wire and method for manufacturing |
US7084656B1 (en) | 1993-11-16 | 2006-08-01 | Formfactor, Inc. | Probe for semiconductor devices |
US7200930B2 (en) | 1994-11-15 | 2007-04-10 | Formfactor, Inc. | Probe for semiconductor devices |
US5468999A (en) * | 1994-05-26 | 1995-11-21 | Motorola, Inc. | Liquid encapsulated ball grid array semiconductor device with fine pitch wire bonding |
US5814892A (en) * | 1996-06-07 | 1998-09-29 | Lsi Logic Corporation | Semiconductor die with staggered bond pads |
JPH1050750A (ja) * | 1996-07-30 | 1998-02-20 | Nec Kyushu Ltd | 半導体装置およびその製造方法 |
US6090237A (en) * | 1996-12-03 | 2000-07-18 | Reynolds; Carl V. | Apparatus for restraining adhesive overflow in a multilayer substrate assembly during lamination |
JPH10308582A (ja) * | 1997-05-07 | 1998-11-17 | Denso Corp | 多層配線基板 |
TW473882B (en) * | 1998-07-06 | 2002-01-21 | Hitachi Ltd | Semiconductor device |
US7525813B2 (en) * | 1998-07-06 | 2009-04-28 | Renesas Technology Corp. | Semiconductor device |
TWI242275B (en) * | 2003-05-16 | 2005-10-21 | Via Tech Inc | Multi-column wire bonding structure and layout method for high-frequency IC |
CN1332445C (zh) * | 2003-10-09 | 2007-08-15 | 威盛电子股份有限公司 | 一种高频集成电路多排线打线结构 |
JP4206984B2 (ja) * | 2004-07-29 | 2009-01-14 | 株式会社デンソー | 角速度検出装置 |
DE102009029040A1 (de) * | 2009-08-31 | 2011-03-03 | Robert Bosch Gmbh | Vorrichtung und Verfahren zur Herstellung einer Vorrichtung |
JP6227223B2 (ja) * | 2012-03-30 | 2017-11-08 | 富士通テン株式会社 | 半導体装置、及び半導体装置の製造方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5452466A (en) * | 1977-10-03 | 1979-04-25 | Nec Corp | Manufacture of semiconductor device |
JPS5423568B2 (ja) * | 1971-11-22 | 1979-08-15 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3235945A (en) * | 1962-10-09 | 1966-02-22 | Philco Corp | Connection of semiconductor elements to thin film circuits using foil ribbon |
US3515952A (en) * | 1965-02-17 | 1970-06-02 | Motorola Inc | Mounting structure for high power transistors |
JPS5423568U (ja) * | 1977-07-19 | 1979-02-16 | ||
JPS5561041A (en) * | 1978-10-30 | 1980-05-08 | Mitsubishi Electric Corp | Packaging device for semiconductor integrated circuit |
JPS5561051A (en) * | 1978-10-31 | 1980-05-08 | Toshiba Corp | Method and device for correcting lead wire of electronic parts |
JPS55115351A (en) * | 1979-02-26 | 1980-09-05 | Fujitsu Ltd | Ic stem |
JPS58137221A (ja) * | 1982-02-10 | 1983-08-15 | Hitachi Ltd | ワイヤボンデイング装置 |
JPS5890748A (ja) * | 1982-05-07 | 1983-05-30 | Nec Corp | 半導体装置 |
US4513355A (en) * | 1983-06-15 | 1985-04-23 | Motorola, Inc. | Metallization and bonding means and method for VLSI packages |
-
1983
- 1983-04-20 JP JP58070558A patent/JPS59195856A/ja active Granted
-
1984
- 1984-04-18 US US06/601,360 patent/US4618879A/en not_active Expired - Lifetime
- 1984-04-19 DE DE8484400788T patent/DE3479271D1/de not_active Expired
- 1984-04-19 EP EP84400788A patent/EP0126664B1/en not_active Expired
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5423568B2 (ja) * | 1971-11-22 | 1979-08-15 | ||
JPS5452466A (en) * | 1977-10-03 | 1979-04-25 | Nec Corp | Manufacture of semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US4618879A (en) | 1986-10-21 |
DE3479271D1 (en) | 1989-09-07 |
EP0126664A3 (en) | 1986-01-22 |
EP0126664A2 (en) | 1984-11-28 |
EP0126664B1 (en) | 1989-08-02 |
JPS59195856A (ja) | 1984-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0239866B2 (ja) | ||
KR100583491B1 (ko) | 반도체패키지 및 그 제조방법 | |
US7067413B2 (en) | Wire bonding method, semiconductor chip, and semiconductor package | |
US6495773B1 (en) | Wire bonded device with ball-shaped bonds | |
KR100209993B1 (ko) | 필름 캐리어 반도체 장치 | |
KR0153387B1 (ko) | 칩 캐리어 반도체 디바이스 어셈블리 및 그 형성 방법 | |
JPH0595015A (ja) | 半導体装置 | |
JPS6347259B2 (ja) | ||
US20060284298A1 (en) | Chip stack package having same length bonding leads | |
JP2008277751A (ja) | 半導体装置の製造方法、および半導体装置 | |
US6791166B1 (en) | Stackable lead frame package using exposed internal lead traces | |
US7432588B2 (en) | Semiconductor device and method of fabricating the same | |
US20080001304A1 (en) | Stack package having pattern die redistribution | |
JP2674536B2 (ja) | チップキャリア半導体装置及びその製造方法 | |
JP2010087403A (ja) | 半導体装置 | |
JP2003298008A (ja) | 半導体装置 | |
JP3316450B2 (ja) | 半導体装置 | |
JP3702152B2 (ja) | 半導体装置 | |
JPS63152161A (ja) | 半導体装置 | |
US7009304B2 (en) | Resin-sealed semiconductor device | |
JP3848333B2 (ja) | 半導体装置 | |
US20240096780A1 (en) | Multi-level staggered terminal structure and semiconductor package and assembly using the same | |
JPH02211643A (ja) | 半導体装置 | |
JPS61212050A (ja) | 半導体装置 | |
JP4275109B2 (ja) | 半導体装置 |