JPH0238969B2 - - Google Patents

Info

Publication number
JPH0238969B2
JPH0238969B2 JP58049889A JP4988983A JPH0238969B2 JP H0238969 B2 JPH0238969 B2 JP H0238969B2 JP 58049889 A JP58049889 A JP 58049889A JP 4988983 A JP4988983 A JP 4988983A JP H0238969 B2 JPH0238969 B2 JP H0238969B2
Authority
JP
Japan
Prior art keywords
stage
storage device
signal
regular
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58049889A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59177796A (ja
Inventor
Mitsuki Fukuzumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp filed Critical Fuji Electric Co Ltd
Priority to JP58049889A priority Critical patent/JPS59177796A/ja
Publication of JPS59177796A publication Critical patent/JPS59177796A/ja
Publication of JPH0238969B2 publication Critical patent/JPH0238969B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
JP58049889A 1983-03-25 1983-03-25 記憶装置の二重化制御方式 Granted JPS59177796A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58049889A JPS59177796A (ja) 1983-03-25 1983-03-25 記憶装置の二重化制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58049889A JPS59177796A (ja) 1983-03-25 1983-03-25 記憶装置の二重化制御方式

Publications (2)

Publication Number Publication Date
JPS59177796A JPS59177796A (ja) 1984-10-08
JPH0238969B2 true JPH0238969B2 (zh) 1990-09-03

Family

ID=12843596

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58049889A Granted JPS59177796A (ja) 1983-03-25 1983-03-25 記憶装置の二重化制御方式

Country Status (1)

Country Link
JP (1) JPS59177796A (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61160165A (ja) * 1984-12-29 1986-07-19 Fuji Facom Corp 記憶装置の二重化状態保持方式
JPS61243548A (ja) * 1985-04-22 1986-10-29 Nec Corp デ−タ記憶装置
JPS61251949A (ja) * 1985-04-30 1986-11-08 Nec Corp デ−タ記憶装置
JPS62222348A (ja) * 1986-03-25 1987-09-30 Fuji Electric Co Ltd 演算ユニツトの二重化方式
JPS6472248A (en) * 1987-09-11 1989-03-17 Nec Corp Memory device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52112248A (en) * 1976-03-18 1977-09-20 Nec Corp Data distribution signal processing system
JPS5584099A (en) * 1978-12-20 1980-06-24 Fujitsu Ltd Memory device
JPS55119761A (en) * 1979-03-10 1980-09-13 Fuji Electric Co Ltd Memory control unit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52112248A (en) * 1976-03-18 1977-09-20 Nec Corp Data distribution signal processing system
JPS5584099A (en) * 1978-12-20 1980-06-24 Fujitsu Ltd Memory device
JPS55119761A (en) * 1979-03-10 1980-09-13 Fuji Electric Co Ltd Memory control unit

Also Published As

Publication number Publication date
JPS59177796A (ja) 1984-10-08

Similar Documents

Publication Publication Date Title
EP0333593B1 (en) A data processing system capable of fault diagnosis
JP4755050B2 (ja) データ処理装置、モード管理装置、及びモード管理方法
JPH0238969B2 (zh)
JP4425853B2 (ja) Ｃｐｕ二重化用ベースユニットおよびｃｐｕ二重化システム
JPH0122653B2 (zh)
JPS6235144B2 (zh)
KR20030082894A (ko) 트랜시버 내의 기억매체에 기록된 데이터를 자동적으로백업하는 마이크로 컴퓨터 시스템 및 그것에 접속되는트랜시버
KR100393982B1 (ko) 원격데이터집중장치와데이터전송방법
JPH01116963A (ja) 記憶サブシステム
JPH0486933A (ja) データ転送制御回路
JPH05307491A (ja) 多重化処理装置の切替方法および装置
KR20010028615A (ko) 교환기의 이중화 장치
JP3012402B2 (ja) 情報処理システム
JP2549849B2 (ja) 多重化メモリ装置
KR20030068663A (ko) 이중화 보드간의 비휘발성 메모리 정보 동기화 장치 및 방법
JPH05120153A (ja) 交代メモリ制御方式
JPH01134555A (ja) 共通メモリ制御方式
JPH04330541A (ja) 共通データ転送システム
JPH01258054A (ja) 記憶装置のアクセス制御方式
JPH04263333A (ja) メモリ二重化方式
JPS6113266B2 (zh)
JPS63266548A (ja) 二重化計算機システム
JPH06266583A (ja) プロセッサ装置
JPH02297650A (ja) 受信装置
JPH06124242A (ja) 二重化共有メモリ等価性保証方式