JPH023549B2 - - Google Patents

Info

Publication number
JPH023549B2
JPH023549B2 JP57165404A JP16540482A JPH023549B2 JP H023549 B2 JPH023549 B2 JP H023549B2 JP 57165404 A JP57165404 A JP 57165404A JP 16540482 A JP16540482 A JP 16540482A JP H023549 B2 JPH023549 B2 JP H023549B2
Authority
JP
Japan
Prior art keywords
wiring
cell
channels
unit cells
wiring channels
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57165404A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5954239A (ja
Inventor
Kanji Hirabayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57165404A priority Critical patent/JPS5954239A/ja
Publication of JPS5954239A publication Critical patent/JPS5954239A/ja
Publication of JPH023549B2 publication Critical patent/JPH023549B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP57165404A 1982-09-22 1982-09-22 半導体集積回路装置 Granted JPS5954239A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57165404A JPS5954239A (ja) 1982-09-22 1982-09-22 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57165404A JPS5954239A (ja) 1982-09-22 1982-09-22 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPS5954239A JPS5954239A (ja) 1984-03-29
JPH023549B2 true JPH023549B2 (enrdf_load_stackoverflow) 1990-01-24

Family

ID=15811761

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57165404A Granted JPS5954239A (ja) 1982-09-22 1982-09-22 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPS5954239A (enrdf_load_stackoverflow)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4295149A (en) * 1978-12-29 1981-10-13 International Business Machines Corporation Master image chip organization technique or method
FR2495834A1 (fr) * 1980-12-05 1982-06-11 Cii Honeywell Bull Dispositif a circuits integres de haute densite
JPS57192061A (en) * 1981-05-22 1982-11-26 Hitachi Ltd Semiconductor integrated circuit device

Also Published As

Publication number Publication date
JPS5954239A (ja) 1984-03-29

Similar Documents

Publication Publication Date Title
KR900003832B1 (ko) 반도체 집적회로장치의 배선방법
US4636965A (en) Routing method in computer-aided-customization of universal arrays and resulting integrated circuit
US5404033A (en) Application specific integrated circuit and placement and routing software with non-customizable first metal layer and vias and customizable second metal grid pattern
EP0296697A2 (en) A method of operating a digital computer to set routing paths
JPH0969568A (ja) フリップチップ型半導体装置の配置配線方法
EP0072674B1 (en) A semiconductor device having a gate array structure
JP3747968B2 (ja) 集積回路装置
US4910574A (en) Porous circuit macro for semiconductor integrated circuits
JPH0480538B2 (enrdf_load_stackoverflow)
JPS61292341A (ja) 半導体集積回路
EP0021661B1 (en) Semiconductor master-slice device
JPS5911670A (ja) 半導体集積回路装置
JPH023549B2 (enrdf_load_stackoverflow)
Sato et al. MIRAGE-A simple-model routing program for the hierarchical layout design of IC masks
JP6836137B2 (ja) 半導体装置及びそのレイアウト設計方法
JP2835040B2 (ja) 集積回路装置
JPS6074547A (ja) 半導体集積回路
JPS6247149A (ja) 半導体集積回路装置の製造方法
JPS6248042A (ja) マスタ−スライス方式半導体集積回路
JPS61283143A (ja) 半導体集積回路
JP2947219B2 (ja) スタンダードセル方式の半導体集積回路の配線構造
Khokhani et al. Placement of variable size Circuits on LSI Masterslices
JPH07153844A (ja) 半導体集積回路装置
JPS60175438A (ja) 半導体集積回路装置
JPS61214543A (ja) ゲ−トアレイ