JPH0232827B2 - - Google Patents

Info

Publication number
JPH0232827B2
JPH0232827B2 JP56186501A JP18650181A JPH0232827B2 JP H0232827 B2 JPH0232827 B2 JP H0232827B2 JP 56186501 A JP56186501 A JP 56186501A JP 18650181 A JP18650181 A JP 18650181A JP H0232827 B2 JPH0232827 B2 JP H0232827B2
Authority
JP
Japan
Prior art keywords
cmi
bit
code
bits
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56186501A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5888952A (ja
Inventor
Masayuki Goto
Masakazu Mori
Kazuo Yamane
Yoshuki Ppongo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56186501A priority Critical patent/JPS5888952A/ja
Publication of JPS5888952A publication Critical patent/JPS5888952A/ja
Publication of JPH0232827B2 publication Critical patent/JPH0232827B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
    • H04L25/491—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes
    • H04L25/4912—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes using CMI or 2-HDB-3 code

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP56186501A 1981-11-20 1981-11-20 Ｓｃビツト重畳伝送方式 Granted JPS5888952A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56186501A JPS5888952A (ja) 1981-11-20 1981-11-20 Ｓｃビツト重畳伝送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56186501A JPS5888952A (ja) 1981-11-20 1981-11-20 Ｓｃビツト重畳伝送方式

Publications (2)

Publication Number Publication Date
JPS5888952A JPS5888952A (ja) 1983-05-27
JPH0232827B2 true JPH0232827B2 (enrdf_load_html_response) 1990-07-24

Family

ID=16189590

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56186501A Granted JPS5888952A (ja) 1981-11-20 1981-11-20 Ｓｃビツト重畳伝送方式

Country Status (1)

Country Link
JP (1) JPS5888952A (enrdf_load_html_response)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6016147B2 (ja) * 1975-05-21 1985-04-24 株式会社日立製作所 パルス伝送方式

Also Published As

Publication number Publication date
JPS5888952A (ja) 1983-05-27

Similar Documents

Publication Publication Date Title
JPS63136852A (ja) 信号伝送システム
JPH11317775A (ja) 組合せデ―タ／クロック信号を送信する装置
JPH0232827B2 (enrdf_load_html_response)
US4783786A (en) CMI signal transmission system
US5781587A (en) Clock extraction circuit
EP0219016B1 (en) Digital transmission system with signal rate conversion
US3491206A (en) Tone-free multiplexing system using a delta modulator
JPS59123337A (ja) フレ−ム同期方式
JP2693831B2 (ja) 補助信号伝送方式
JPH01292927A (ja) データ伝送方式
JPH0123016B2 (enrdf_load_html_response)
JPS596098B2 (ja) Ｐｃｍ信号の多重化方式
JPS60235549A (ja) ｎＢ１Ｃ符号信号のＣビツト同期方式
JPH0313773B2 (enrdf_load_html_response)
JPH01157142A (ja) Ｃｍｉ符号伝送装置におけるタイミング抽出装置
JPH0344467B2 (enrdf_load_html_response)
JPH0211191B2 (enrdf_load_html_response)
JPS615641A (ja) フレ−ム同期制御方式
JP2894705B2 (ja) 同期信号多重伝送方式
Koukourlis et al. A simple method for synchronizing a PCM transmitter—receiver Pair
JPH01101749A (ja) 補助信号伝送方法
JPS6352809B2 (enrdf_load_html_response)
JPH0234538B2 (enrdf_load_html_response)
JPS61111033A (ja) フレ−ム同期方式
JPH0230292A (ja) 標本化クロック再生回路