JPH0226377B2 - - Google Patents
Info
- Publication number
- JPH0226377B2 JPH0226377B2 JP58076537A JP7653783A JPH0226377B2 JP H0226377 B2 JPH0226377 B2 JP H0226377B2 JP 58076537 A JP58076537 A JP 58076537A JP 7653783 A JP7653783 A JP 7653783A JP H0226377 B2 JPH0226377 B2 JP H0226377B2
- Authority
- JP
- Japan
- Prior art keywords
- adhesive
- recess
- semiconductor element
- die stage
- conductive adhesive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/32257—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the layer connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L2224/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Die Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7653783A JPS59201433A (ja) | 1983-04-30 | 1983-04-30 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7653783A JPS59201433A (ja) | 1983-04-30 | 1983-04-30 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59201433A JPS59201433A (ja) | 1984-11-15 |
JPH0226377B2 true JPH0226377B2 (enrdf_load_html_response) | 1990-06-08 |
Family
ID=13608014
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7653783A Granted JPS59201433A (ja) | 1983-04-30 | 1983-04-30 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59201433A (enrdf_load_html_response) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0511740U (ja) * | 1991-07-23 | 1993-02-12 | 東洋電機製造株式会社 | 電圧抑制回路 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014013848A1 (ja) * | 2012-07-19 | 2014-01-23 | 日産自動車株式会社 | 半導体装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51121461U (enrdf_load_html_response) * | 1975-03-22 | 1976-10-01 | ||
JPS5684356U (enrdf_load_html_response) * | 1979-11-29 | 1981-07-07 | ||
JPS5844858U (ja) * | 1981-09-21 | 1983-03-25 | 日本電気株式会社 | リ−ドフレ−ム |
-
1983
- 1983-04-30 JP JP7653783A patent/JPS59201433A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0511740U (ja) * | 1991-07-23 | 1993-02-12 | 東洋電機製造株式会社 | 電圧抑制回路 |
Also Published As
Publication number | Publication date |
---|---|
JPS59201433A (ja) | 1984-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6650019B2 (en) | Method of making a semiconductor package including stacked semiconductor dies | |
US6340846B1 (en) | Making semiconductor packages with stacked dies and reinforced wire bonds | |
JP6041053B2 (ja) | 半導体装置及びその製造方法 | |
US20030137046A1 (en) | Semiconductor device, method of fabricating the same, and printing mask | |
JPS61194732A (ja) | 半導体ペレツトと基板の接合方法 | |
JP2914624B2 (ja) | リードフレームに液状の接着剤を塗布して形成された不連続的な接着層を有するリードオンチップ半導体パッケージ及びその製造方法 | |
JPH0226377B2 (enrdf_load_html_response) | ||
JPH1070230A (ja) | Loc用リードフレーム | |
JP2000082725A (ja) | センタパッド型半導体パッケ―ジ素子の製造方法 | |
JP2505068Y2 (ja) | 半導体装置のパッケ―ジ構造 | |
JPS58182837A (ja) | 樹脂封止半導体装置の製造方法 | |
JPH0410447A (ja) | Icチップ搭載基板 | |
GB2179001A (en) | Method of bonding using paste or non-dry film adhesives | |
JP3022910B2 (ja) | 半導体装置の製造方法 | |
JPS5950534A (ja) | 半導体の樹脂封止方法 | |
JP3520820B2 (ja) | 接着剤の転写方法 | |
JPS6047430A (ja) | Lsiの樹脂封止方式 | |
JPS5935434A (ja) | 半導体装置 | |
JPH08195468A (ja) | リードフレーム | |
JPH0546270Y2 (enrdf_load_html_response) | ||
JPH1140591A (ja) | 半導体装置の製造方法及び半導体装置 | |
JPS612331A (ja) | 半導体素子の樹脂封止方式 | |
JPH09213725A (ja) | 半導体装置 | |
JPS63177430A (ja) | 半導体装置の樹脂封止方法 | |
JPH05144877A (ja) | チツプ部品の実装方法 |