JPH0223954B2 - - Google Patents
Info
- Publication number
- JPH0223954B2 JPH0223954B2 JP57033783A JP3378382A JPH0223954B2 JP H0223954 B2 JPH0223954 B2 JP H0223954B2 JP 57033783 A JP57033783 A JP 57033783A JP 3378382 A JP3378382 A JP 3378382A JP H0223954 B2 JPH0223954 B2 JP H0223954B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- flop
- flip
- data
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 48
- 238000012544 monitoring process Methods 0.000 claims description 16
- 230000006870 function Effects 0.000 description 11
- 238000010586 diagram Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Shift Register Type Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57033783A JPS58153289A (ja) | 1982-03-05 | 1982-03-05 | フア−ストイン・フア−ストアウト・メモリ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57033783A JPS58153289A (ja) | 1982-03-05 | 1982-03-05 | フア−ストイン・フア−ストアウト・メモリ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58153289A JPS58153289A (ja) | 1983-09-12 |
JPH0223954B2 true JPH0223954B2 (sv) | 1990-05-25 |
Family
ID=12396057
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57033783A Granted JPS58153289A (ja) | 1982-03-05 | 1982-03-05 | フア−ストイン・フア−ストアウト・メモリ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58153289A (sv) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2501204B2 (ja) * | 1986-10-22 | 1996-05-29 | 日本電気株式会社 | 半導体メモリ |
JPS63155498A (ja) * | 1986-12-19 | 1988-06-28 | Fujitsu Ltd | 半導体記憶装置 |
-
1982
- 1982-03-05 JP JP57033783A patent/JPS58153289A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58153289A (ja) | 1983-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5602780A (en) | Serial to parallel and parallel to serial architecture for a RAM based FIFO memory | |
US5816921A (en) | Data transferring device and video game apparatus using the same | |
JPH04301290A (ja) | 先入れ先出しメモリ回路 | |
JPH0479011B2 (sv) | ||
JPH0223954B2 (sv) | ||
US4812973A (en) | Multiprocessor system and control method therefor | |
JPS58103043A (ja) | スタック形成方法 | |
JPH07182849A (ja) | Fifoメモリ | |
JP2671768B2 (ja) | Dmaデータ転送方式 | |
JP2002050172A (ja) | Fifo制御回路 | |
JP2000132451A (ja) | メモリ制御回路 | |
JPH0214744B2 (sv) | ||
JP2980163B2 (ja) | データ転送方式 | |
JP2001331364A (ja) | Cpuシステムおよび周辺lsi | |
CN115878532A (zh) | 数据传输系统及数据传输方法 | |
JPH02211571A (ja) | 情報処理装置 | |
KR910006684Y1 (ko) | 중앙처리장치 신호 제어회로 | |
JPS6385842A (ja) | 情報処理装置 | |
JPH01171191A (ja) | 演算機能付記憶素子 | |
JPH0375945A (ja) | データ処理装置 | |
JPH05314059A (ja) | メモリアクセス制御回路 | |
JPS61153770A (ja) | 画像処理装置 | |
JPS6127785B2 (sv) | ||
JPH03100851A (ja) | 先入れ先出し記憶装置 | |
JPH0621994B2 (ja) | 二重化制御システム |