JPH0220183B2 - - Google Patents
Info
- Publication number
- JPH0220183B2 JPH0220183B2 JP58249372A JP24937283A JPH0220183B2 JP H0220183 B2 JPH0220183 B2 JP H0220183B2 JP 58249372 A JP58249372 A JP 58249372A JP 24937283 A JP24937283 A JP 24937283A JP H0220183 B2 JPH0220183 B2 JP H0220183B2
- Authority
- JP
- Japan
- Prior art keywords
- abnormality detection
- clock
- time
- signal
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005856 abnormality Effects 0.000 claims description 29
- 238000001514 detection method Methods 0.000 claims description 28
- 230000005540 biological transmission Effects 0.000 claims description 24
- 230000002159 abnormal effect Effects 0.000 claims description 7
- 238000010187 selection method Methods 0.000 claims description 5
- 238000000605 extraction Methods 0.000 claims description 4
- 230000000903 blocking effect Effects 0.000 claims description 2
- 230000004044 response Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 10
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 6
- 101100412105 Schizosaccharomyces pombe (strain 972 / ATCC 24843) rec7 gene Proteins 0.000 description 5
- 238000000034 method Methods 0.000 description 4
- 230000007704 transition Effects 0.000 description 4
- 230000008569 process Effects 0.000 description 3
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 1
- 230000001174 ascending effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58249372A JPS60140946A (ja) | 1983-12-27 | 1983-12-27 | クロツク選択方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58249372A JPS60140946A (ja) | 1983-12-27 | 1983-12-27 | クロツク選択方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60140946A JPS60140946A (ja) | 1985-07-25 |
| JPH0220183B2 true JPH0220183B2 (ko) | 1990-05-08 |
Family
ID=17192038
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58249372A Granted JPS60140946A (ja) | 1983-12-27 | 1983-12-27 | クロツク選択方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60140946A (ko) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA1237502A (en) * | 1985-07-30 | 1988-05-31 | David I. Reid | Communications system with protection switching and channel identities |
| JPH0624350B2 (ja) * | 1986-09-19 | 1994-03-30 | 富士通株式会社 | クロツク同期方式 |
-
1983
- 1983-12-27 JP JP58249372A patent/JPS60140946A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60140946A (ja) | 1985-07-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0220183B2 (ko) | ||
| JPH0650876B2 (ja) | 中間中継装置 | |
| JPH11112389A (ja) | 無瞬断回線切替システム及び伝送装置 | |
| JP2669697B2 (ja) | エラスティックストアメモリの読出し制御方式 | |
| JP4679090B2 (ja) | 送端切替方法およびセット予備端局装置 | |
| JPH10322379A (ja) | クロックパス切替方法 | |
| JP3323977B2 (ja) | 信号切替回路 | |
| JP3070546B2 (ja) | 警報転送回路 | |
| JP2713009B2 (ja) | 遅延時間差吸収装置 | |
| JPH09116515A (ja) | 自己診断機能付き同期検出回路 | |
| JPH06252906A (ja) | 同期制御方式 | |
| JP4187480B2 (ja) | クロック同期切替装置 | |
| JP2718543B2 (ja) | 従属同期方式 | |
| JP2616695B2 (ja) | 回線切替装置 | |
| JPH0983501A (ja) | 同期処理回路 | |
| JP2900878B2 (ja) | セルバッファ制御方式 | |
| JP3040316B2 (ja) | 冗長系伝送路の終端回路 | |
| JP4658759B2 (ja) | ディジタル信号伝送インタフェース回路とそのループ切り替え方法 | |
| JP2730407B2 (ja) | 断検出回路 | |
| JPH05227185A (ja) | マスタ局バックアップ方式 | |
| JPH07202866A (ja) | クロックパス制御方式 | |
| JPH0720170B2 (ja) | インタ−フェ−ス装置 | |
| JPH09298530A (ja) | 現用予備方式用送信フレームタイミング同期回路 | |
| JPH04156022A (ja) | フレーム位相同期回路 | |
| JPH04331521A (ja) | ディジタル通信処理装置 |