JPH021943U - - Google Patents

Info

Publication number
JPH021943U
JPH021943U JP8008788U JP8008788U JPH021943U JP H021943 U JPH021943 U JP H021943U JP 8008788 U JP8008788 U JP 8008788U JP 8008788 U JP8008788 U JP 8008788U JP H021943 U JPH021943 U JP H021943U
Authority
JP
Japan
Prior art keywords
shift clock
signal
clock
converter
generates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8008788U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8008788U priority Critical patent/JPH021943U/ja
Publication of JPH021943U publication Critical patent/JPH021943U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの考案の実施例が適用される調歩同
期方式の受信機および送信機の構成を示すブロツ
ク図、第2図はクロツクずれ検知装置9の内部構
成を示す回路図、第3図はシフトクロツク発生装
置12の内部構成を示す回路図、第4〜6図はク
ロツクずれ検知装置9内で発生する各信号を示す
信号波形図、第7図はシフトクロツク発生装置1
2内で発生する各信号を示す信号波形図である。 1……送信機、2……発振器、3……シフトク
ロツク発生装置、4……並直変換装置、5……入
力端子、6……伝送ライン、7……受信機、8…
…スタートビツト検出回路、9……クロツクずれ
検知装置、10……アンド回路、11……発振器
、12……シフトクロツク発生装置、13……直
並変換装置、14……出力端子。
FIG. 1 is a block diagram showing the configuration of an asynchronous receiver and transmitter to which an embodiment of this invention is applied, FIG. 2 is a circuit diagram showing the internal configuration of the clock deviation detection device 9, and FIG. A circuit diagram showing the internal configuration of the shift clock generator 12, FIGS. 4 to 6 are signal waveform diagrams showing each signal generated in the clock shift detection device 9, and FIG.
2 is a signal waveform diagram showing each signal generated within 2. FIG. DESCRIPTION OF SYMBOLS 1... Transmitter, 2... Oscillator, 3... Shift clock generator, 4... Parallel to serial converter, 5... Input terminal, 6... Transmission line, 7... Receiver, 8...
. . . Start bit detection circuit, 9 . . . Clock shift detection device, 10 . . . AND circuit, 11 .

Claims (1)

【実用新案登録請求の範囲】 調歩同期方式により送信機側から一定間隔で送
られてくるシリアルデータ中に付加されているス
タートエレメントまたは/およびストツプエレメ
ントを判読する判読手段と、 この判読手段の出力に基づいて受信データを直
並列変換する変換器と、 発振器から得られるクロツクパルスから上記変
換器の動作信号を発生するシフトクロツク発生手
段と、 を備えた調歩同期方式用受信機において、 送信されてきたシリアルデータの単位語長を基
準にして、発振器から得られるクロツクパルスの
同期を判別し、周期の過大または過小信号を発生
するクロツクずれ検知回路と、 このクロツクずれ検知回路より得られる過大・
過小信号に基づいて、上記シフトクロツク発生手
段から発生するシフトクロツクパルスの周期を補
正するシフトクロツク補正回路と、 を備えた調歩同期方式用受信機。
[Claims for Utility Model Registration] A reading means for reading a start element and/or a stop element added to serial data sent from a transmitter at regular intervals using the start-stop synchronization method; An asynchronous receiver comprising: a converter that converts received data into serial/parallel data based on the output; and shift clock generation means that generates an operating signal for the converter from a clock pulse obtained from an oscillator. A clock deviation detection circuit that determines the synchronization of clock pulses obtained from an oscillator based on the unit word length of serial data and generates a signal with an excessive or insufficient period;
A shift clock correction circuit that corrects the period of the shift clock pulse generated from the shift clock generation means based on the under-scalation signal, and an asynchronous receiver.
JP8008788U 1988-06-16 1988-06-16 Pending JPH021943U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8008788U JPH021943U (en) 1988-06-16 1988-06-16

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8008788U JPH021943U (en) 1988-06-16 1988-06-16

Publications (1)

Publication Number Publication Date
JPH021943U true JPH021943U (en) 1990-01-09

Family

ID=31304933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8008788U Pending JPH021943U (en) 1988-06-16 1988-06-16

Country Status (1)

Country Link
JP (1) JPH021943U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH066341A (en) * 1992-06-17 1994-01-14 Sharp Corp Reception circuit for start-stop system communication
JP2005070847A (en) * 2003-08-26 2005-03-17 Sunx Ltd Sensor system and sensor unit thereof
JP2014124245A (en) * 2012-12-25 2014-07-07 Hoya Corp Endoscope

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH066341A (en) * 1992-06-17 1994-01-14 Sharp Corp Reception circuit for start-stop system communication
JP2005070847A (en) * 2003-08-26 2005-03-17 Sunx Ltd Sensor system and sensor unit thereof
JP4536340B2 (en) * 2003-08-26 2010-09-01 サンクス株式会社 Sensor system and sensor unit thereof
JP2014124245A (en) * 2012-12-25 2014-07-07 Hoya Corp Endoscope

Similar Documents

Publication Publication Date Title
JPH021943U (en)
JPS6043055U (en) Infrared data communication device
SU521647A1 (en) Clock synchronization device
JPS6122356Y2 (en)
JPS61203376U (en)
SU1533012A1 (en) Device for transmission of signals of initial synchronization
JPS6338491U (en)
JPS6428038U (en)
JPS63136433U (en)
JPH0161682U (en)
JPS609353U (en) Wireless remote control transmitter
JPS59142776U (en) ultrasonic detector
JPS631242U (en)
JPH0322447U (en)
JPS60108048U (en) Noise insertion device
JPS648505B2 (en)
JPH01114241A (en) Demodulation circuit
JPS6070017U (en) pulse adder
JPS61189624U (en)
JPS5976162U (en) Facsimile transmission mode identification device
JPS61123980U (en)
JPS5974370U (en) Obstacle detection device
JPS6017053U (en) transmission error detector
JPS6372937U (en)
JPS6232387U (en)