JPH0218746B2 - - Google Patents
Info
- Publication number
- JPH0218746B2 JPH0218746B2 JP1487284A JP1487284A JPH0218746B2 JP H0218746 B2 JPH0218746 B2 JP H0218746B2 JP 1487284 A JP1487284 A JP 1487284A JP 1487284 A JP1487284 A JP 1487284A JP H0218746 B2 JPH0218746 B2 JP H0218746B2
- Authority
- JP
- Japan
- Prior art keywords
- data transfer
- instruction
- data
- program
- flag
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1487284A JPS60159958A (ja) | 1984-01-30 | 1984-01-30 | デ−タ転送制御回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1487284A JPS60159958A (ja) | 1984-01-30 | 1984-01-30 | デ−タ転送制御回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60159958A JPS60159958A (ja) | 1985-08-21 |
| JPH0218746B2 true JPH0218746B2 (enEXAMPLES) | 1990-04-26 |
Family
ID=11873104
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1487284A Granted JPS60159958A (ja) | 1984-01-30 | 1984-01-30 | デ−タ転送制御回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60159958A (enEXAMPLES) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH061460B2 (ja) * | 1984-04-13 | 1994-01-05 | 沖電気工業株式会社 | プロセッサ間通信方式 |
| JPH03156558A (ja) * | 1989-11-14 | 1991-07-04 | Nec Home Electron Ltd | ホストcpuとコプロセッサとの間の通信方法 |
-
1984
- 1984-01-30 JP JP1487284A patent/JPS60159958A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60159958A (ja) | 1985-08-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5608881A (en) | Microcomputer system for accessing hierarchical buses | |
| US4949241A (en) | Microcomputer system including a master processor and a slave processor synchronized by three control lines | |
| JPH045216B2 (enEXAMPLES) | ||
| JPH0619760B2 (ja) | 情報処理装置 | |
| US4758949A (en) | Information processing apparatus | |
| US5287483A (en) | Prefetched operand storing system for an information processor | |
| JPS6319058A (ja) | メモリ装置 | |
| JPH0218746B2 (enEXAMPLES) | ||
| JP2798121B2 (ja) | データ処理装置 | |
| JPS6215645A (ja) | 中央処理装置 | |
| JP2852149B2 (ja) | セマフォビット回路 | |
| JPS60176144A (ja) | レジスタフアイル装置 | |
| JPH03256127A (ja) | マイクロプロセッサシステム | |
| JP2581144B2 (ja) | バス制御装置 | |
| JPS6041146A (ja) | デ−タ転送制御方式 | |
| JPH04254985A (ja) | Dram制御装置 | |
| JPS60193046A (ja) | 命令例外検出方式 | |
| JPH0713814B2 (ja) | バス制御方式 | |
| JPS6252332B2 (enEXAMPLES) | ||
| JPS6326744A (ja) | マイクロプロセツサにおけるメモリバンク切り換え回路 | |
| JPS6221130B2 (enEXAMPLES) | ||
| JPS629926B2 (enEXAMPLES) | ||
| JPH0321941B2 (enEXAMPLES) | ||
| JPH05241828A (ja) | 命令処理装置 | |
| JPS61272856A (ja) | プロセツサ制御方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |