JPH021392B2 - - Google Patents

Info

Publication number
JPH021392B2
JPH021392B2 JP6800384A JP6800384A JPH021392B2 JP H021392 B2 JPH021392 B2 JP H021392B2 JP 6800384 A JP6800384 A JP 6800384A JP 6800384 A JP6800384 A JP 6800384A JP H021392 B2 JPH021392 B2 JP H021392B2
Authority
JP
Japan
Prior art keywords
etching
layer
etching resist
inner layer
multilayer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6800384A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60211896A (ja
Inventor
Hidefumi Oonuki
Tomoaki Asano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP6800384A priority Critical patent/JPS60211896A/ja
Publication of JPS60211896A publication Critical patent/JPS60211896A/ja
Publication of JPH021392B2 publication Critical patent/JPH021392B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
JP6800384A 1984-04-05 1984-04-05 多層印刷配線板の製造方法 Granted JPS60211896A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6800384A JPS60211896A (ja) 1984-04-05 1984-04-05 多層印刷配線板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6800384A JPS60211896A (ja) 1984-04-05 1984-04-05 多層印刷配線板の製造方法

Publications (2)

Publication Number Publication Date
JPS60211896A JPS60211896A (ja) 1985-10-24
JPH021392B2 true JPH021392B2 (de) 1990-01-11

Family

ID=13361259

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6800384A Granted JPS60211896A (ja) 1984-04-05 1984-04-05 多層印刷配線板の製造方法

Country Status (1)

Country Link
JP (1) JPS60211896A (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100209259B1 (ko) * 1996-04-25 1999-07-15 이해규 Ic 카드 및 그 제조방법

Also Published As

Publication number Publication date
JPS60211896A (ja) 1985-10-24

Similar Documents

Publication Publication Date Title
US4915983A (en) Multilayer circuit board fabrication process
US5258094A (en) Method for producing multilayer printed wiring boards
JP2636537B2 (ja) プリント配線板の製造方法
US4354895A (en) Method for making laminated multilayer circuit boards
US6391210B2 (en) Process for manufacturing a multi-layer circuit board
KR100897650B1 (ko) 다층 인쇄회로기판의 제조방법
WO1998009485A1 (en) Pattern plating method for fabricating printed circuit boards
EP0337986B1 (de) Verfahren zur herstellung von mehrschichtleiterplatten
JPH05259639A (ja) プリント配線板の製造方法
KR20130031592A (ko) 비아 및 미세 회로를 가진 인쇄회로기판을 제조하는 방법 및 그 방법에 의한 인쇄회로기판
GB2030781A (en) Multilayer printed circuit
JPH021392B2 (de)
JPH1032371A (ja) 複合回路基板およびその製造方法
JP2655447B2 (ja) 表面実装用多層プリント配線板及びその製造方法
JPH06252529A (ja) プリント配線板の製造方法
JP4633457B2 (ja) リジットフレキシブルプリント配線板の製造方法
JPS60211895A (ja) 多層印刷配線板の製造方法
JPS5921095A (ja) 多層印刷配線板の製造方法
KR100222753B1 (ko) 절연신뢰성이 향상된 다층 인쇄회로기판의 제조방법
JPH0851282A (ja) 多層プリント配線板の製造方法
JPH0715139A (ja) 多層配線基板の製造方法
JPH03225894A (ja) プリント配線板の製造方法
JP3648753B2 (ja) 配線基板の製造方法
JPH05259609A (ja) プリント配線板の製造方法
JPH0231494A (ja) 印刷配線板の製造方法

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term